📄 seg7led.map.rpt
字号:
+---------------------------------------------+---------------------------+
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------+--------------+
; |seg7led ; 160 (0) ; 79 (0) ; 0 ; 0 ; 0 ; 0 ; 16 ; 0 ; |seg7led ; work ;
; |irrecv:inst2| ; 100 (100) ; 65 (65) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |seg7led|irrecv:inst2 ; work ;
; |segmain:inst1| ; 60 (60) ; 14 (14) ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ; |seg7led|segmain:inst1 ; work ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.
Encoding Type: One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |seg7led|irrecv:inst2|RecvState ;
+---------------------+--------------------+--------------------+-----------------+-------------------+-------------------+---------------------+
; Name ; RecvState.KEYVALUE ; RecvState.BITJUDGE ; RecvState.NUMUP ; RecvState.NUMDOWN ; RecvState.STARTUP ; RecvState.STARTDOWN ;
+---------------------+--------------------+--------------------+-----------------+-------------------+-------------------+---------------------+
; RecvState.STARTDOWN ; 0 ; 0 ; 0 ; 0 ; 0 ; 0 ;
; RecvState.STARTUP ; 0 ; 0 ; 0 ; 0 ; 1 ; 1 ;
; RecvState.NUMDOWN ; 0 ; 0 ; 0 ; 1 ; 0 ; 1 ;
; RecvState.NUMUP ; 0 ; 0 ; 1 ; 0 ; 0 ; 1 ;
; RecvState.BITJUDGE ; 0 ; 1 ; 0 ; 0 ; 0 ; 1 ;
; RecvState.KEYVALUE ; 1 ; 0 ; 0 ; 0 ; 0 ; 1 ;
+---------------------+--------------------+--------------------+-----------------+-------------------+-------------------+---------------------+
+-------------------------------------------------------------+
; Registers Removed During Synthesis ;
+----------------------------------------+--------------------+
; Register name ; Reason for Removal ;
+----------------------------------------+--------------------+
; irrecv:inst2|RecvState.KEYVALUE ; Lost fanout ;
; irrecv:inst2|RecvState~65 ; Lost fanout ;
; irrecv:inst2|RecvState~66 ; Lost fanout ;
; irrecv:inst2|RecvState~67 ; Lost fanout ;
; segmain:inst1|count[14..36] ; Lost fanout ;
; Total Number of Removed Registers = 27 ; ;
+----------------------------------------+--------------------+
+------------------------------------------------------+
; General Register Statistics ;
+----------------------------------------------+-------+
; Statistic ; Value ;
+----------------------------------------------+-------+
; Total registers ; 79 ;
; Number of registers using Synchronous Clear ; 29 ;
; Number of registers using Synchronous Load ; 0 ;
; Number of registers using Asynchronous Clear ; 28 ;
; Number of registers using Asynchronous Load ; 0 ;
; Number of registers using Clock Enable ; 25 ;
; Number of registers using Preset ; 0 ;
+----------------------------------------------+-------+
+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed) ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
; 3:1 ; 15 bits ; 30 LEs ; 15 LEs ; 15 LEs ; Yes ; |seg7led|irrecv:inst2|ClkDevider[10] ;
; 9:1 ; 7 bits ; 42 LEs ; 7 LEs ; 35 LEs ; Yes ; |seg7led|irrecv:inst2|TimerCnt[5] ;
; 4:1 ; 7 bits ; 14 LEs ; 14 LEs ; 0 LEs ; No ; |seg7led|segmain:inst1|Mux6 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------+
+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: irrecv:inst2 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type ;
+----------------+-------+----------------------------------+
; STARTDOWN ; 000 ; Unsigned Binary ;
; STARTUP ; 001 ; Unsigned Binary ;
; NUMDOWN ; 010 ; Unsigned Binary ;
; NUMUP ; 011 ; Unsigned Binary ;
; KEYVALUE ; 101 ; Unsigned Binary ;
; BITJUDGE ; 100 ; Unsigned Binary ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".
+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
Info: Version 7.2 Build 175 11/20/2007 Service Pack 1 SJ Full Version
Info: Processing started: Thu May 29 20:20:54 2008
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off seg7led -c seg7led
Info: Found 1 design units, including 1 entities, in source file irrecv.v
Info: Found entity 1: irrecv
Info: Found 1 design units, including 1 entities, in source file seg7led.bdf
Info: Found entity 1: seg7led
Info: Found 1 design units, including 1 entities, in source file segmain.v
Info: Found entity 1: segmain
Info: Elaborating entity "seg7led" for the top level hierarchy
Info: Elaborating entity "irrecv" for hierarchy "irrecv:inst2"
Info: Elaborating entity "segmain" for hierarchy "segmain:inst1"
Info: State machine "|seg7led|irrecv:inst2|RecvState" contains 6 states
Info: Selected Auto state machine encoding method for state machine "|seg7led|irrecv:inst2|RecvState"
Info: Encoding result for state machine "|seg7led|irrecv:inst2|RecvState"
Info: Completed encoding using 6 state bits
Info: Encoded state bit "irrecv:inst2|RecvState.KEYVALUE"
Info: Encoded state bit "irrecv:inst2|RecvState.BITJUDGE"
Info: Encoded state bit "irrecv:inst2|RecvState.NUMUP"
Info: Encoded state bit "irrecv:inst2|RecvState.NUMDOWN"
Info: Encoded state bit "irrecv:inst2|RecvState.STARTUP"
Info: Encoded state bit "irrecv:inst2|RecvState.STARTDOWN"
Info: State "|seg7led|irrecv:inst2|RecvState.STARTDOWN" uses code string "000000"
Info: State "|seg7led|irrecv:inst2|RecvState.STARTUP" uses code string "000011"
Info: State "|seg7led|irrecv:inst2|RecvState.NUMDOWN" uses code string "000101"
Info: State "|seg7led|irrecv:inst2|RecvState.NUMUP" uses code string "001001"
Info: State "|seg7led|irrecv:inst2|RecvState.BITJUDGE" uses code string "010001"
Info: State "|seg7led|irrecv:inst2|RecvState.KEYVALUE" uses code string "100001"
Info: Created PLL "clk~0" from CLKLOCKx1 Input Frequency logic option on input pin "clk"
Warning: Output pins are stuck at VCC or GND
Warning (13410): Pin "seg_data[7]" stuck at VCC
Info: 27 registers lost all their fanouts during netlist optimizations. The first 27 are displayed below.
Info: Register "irrecv:inst2|RecvState.KEYVALUE" lost all its fanouts during netlist optimizations.
Info: Register "irrecv:inst2|RecvState~65" lost all its fanouts during netlist optimizations.
Info: Register "irrecv:inst2|RecvState~66" lost all its fanouts during netlist optimizations.
Info: Register "irrecv:inst2|RecvState~67" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[14]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[15]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[16]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[17]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[18]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[19]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[20]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[21]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[22]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[23]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[24]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[25]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[26]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[27]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[28]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[29]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[30]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[31]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[32]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[33]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[34]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[35]" lost all its fanouts during netlist optimizations.
Info: Register "segmain:inst1|count[36]" lost all its fanouts during netlist optimizations.
Info: Generated suppressed messages file E:/project/qii/yg2c58eb/ep2c5_project/ir_7led/ir_7led/seg7led.map.smsg
Info: Implemented 193 device resources after synthesis - the final resource count might be different
Info: Implemented 3 input pins
Info: Implemented 13 output pins
Info: Implemented 176 logic cells
Info: Implemented 1 ClockLock PLLs
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 2 warnings
Info: Allocated 143 megabytes of memory during processing
Info: Processing ended: Thu May 29 20:20:59 2008
Info: Elapsed time: 00:00:05
+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in E:/project/qii/yg2c58eb/ep2c5_project/ir_7led/ir_7led/seg7led.map.smsg.
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -