📄 src_op.rpt
字号:
Project Information e:\max2work\运算器\src_op.rpt
MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 12/10/2007 10:38:38
Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera. Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner. Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors. No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.
***** Project compilation was successful
SRC_OP
** DEVICE SUMMARY **
Chip/ Input Output Bidir Memory Memory LCs
POF Device Pins Pins Pins Bits % Utilized LCs % Utilized
src_op EPF10K30ETC144-1 68 32 0 0 0 % 53 3 %
User Pins: 68 32 0
Device-Specific Information: e:\max2work\运算器\src_op.rpt
src_op
***** Logic for device 'src_op' compiled without errors.
Device: EPF10K30ETC144-1
FLEX 10K Configuration Scheme: Passive Serial
Device Options:
User-Supplied Start-Up Clock = OFF
Auto-Restart Configuration on Frame Error = OFF
Release Clears Before Tri-States = OFF
Enable Chip_Wide Reset = OFF
Enable Chip-Wide Output Enable = OFF
Enable INIT_DONE Output = OFF
JTAG User Code = 7f
MultiVolt I/O = OFF
Device-Specific Information: e:\max2work\运算器\src_op.rpt
src_op
** ERROR SUMMARY **
Info: Chip 'src_op' in device 'EPF10K30ETC144-1' has less than 20% of pins available for future logic changes -- if your project is likely to change, Altera recommends using a larger device
R s s s R
E r r r E
S c c c V S
E V _ _ _ C E V
R a b C c c c C R a C
V s d d G a a q d C b b G d G t t t I V b d r C a q q a
E 1 d 1 1 N d d 1 1 I s d s d N 1 N l l l N E d 1 q s s 1 I d 1 1 d q d
D 5 0 1 5 D 1 0 1 1 O 8 1 0 8 D 5 D 2 1 0 T D 5 3 7 7 4 0 O 4 0 3 7 5 7
--------------------------------------------------------------------------_
/ 144 142 140 138 136 134 132 130 128 126 124 122 120 118 116 114 112 110 |_
/ 143 141 139 137 135 133 131 129 127 125 123 121 119 117 115 113 111 109 |
#TCK | 1 108 | ^DATA0
^CONF_DONE | 2 107 | ^DCLK
^nCEO | 3 106 | ^nCE
#TDO | 4 105 | #TDI
VCCIO | 5 104 | GND
VCCINT | 6 103 | GND
r8 | 7 102 | ad12
r12 | 8 101 | d8
ad2 | 9 100 | bd11
d9 | 10 99 | r2
bd14 | 11 98 | r9
s9 | 12 97 | bd9
r15 | 13 96 | d1
s14 | 14 95 | q15
GND | 15 94 | VCCIO
GND | 16 93 | VCCINT
r1 | 17 92 | ad3
s1 | 18 91 | r4
ad5 | 19 EPF10K30ETC144-1 90 | q3
d4 | 20 89 | r3
r5 | 21 88 | bd4
d5 | 22 87 | bd13
d3 | 23 86 | r13
VCCIO | 24 85 | GND
VCCINT | 25 84 | GND
d14 | 26 83 | s5
r6 | 27 82 | s10
s13 | 28 81 | s6
q2 | 29 80 | ad10
bd7 | 30 79 | r14
d10 | 31 78 | r7
ad6 | 32 77 | ^MSEL0
bd6 | 33 76 | ^MSEL1
#TMS | 34 75 | VCCINT
^nSTATUS | 35 74 | ^nCONFIG
bd12 | 36 73 | d13
| 38 40 42 44 46 48 50 52 54 56 58 60 62 64 66 68 70 72 _|
\ 37 39 41 43 45 47 49 51 53 55 57 59 61 63 65 67 69 71 |
\---------------------------------------------------------------------------
q q q G a r q a V s d r b G q V V a s a G G q b V b d s s G d s q b V q
8 9 1 N d 1 1 d C 1 1 0 d N 0 C C d r d N N 4 d C d 2 1 2 N 6 3 1 d C 6
D 1 1 4 8 C 1 2 0 D C C 9 c 1 D D 1 C 2 2 D 2 3 C
5 I I I _ 4 0 I I
O N N c O O
T T t
l
3
N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.
^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin.
@ = Special-purpose pin.
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration. JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant.
Device-Specific Information: e:\max2work\运算器\src_op.rpt
src_op
** RESOURCE USAGE **
Logic Column Row
Array Interconnect Interconnect Clears/ External
Block Logic Cells Driven Driven Clocks Presets Interconnect
A27 8/ 8(100%) 4/ 8( 50%) 2/ 8( 25%) 0/2 0/2 16/22( 72%)
B2 8/ 8(100%) 6/ 8( 75%) 2/ 8( 25%) 0/2 0/2 9/22( 40%)
C24 8/ 8(100%) 2/ 8( 25%) 3/ 8( 37%) 0/2 0/2 16/22( 72%)
C36 5/ 8( 62%) 1/ 8( 12%) 2/ 8( 25%) 0/2 0/2 12/22( 54%)
D7 8/ 8(100%) 3/ 8( 37%) 3/ 8( 37%) 0/2 0/2 16/22( 72%)
E10 8/ 8(100%) 4/ 8( 50%) 3/ 8( 37%) 0/2 0/2 19/22( 86%)
F8 8/ 8(100%) 3/ 8( 37%) 3/ 8( 37%) 0/2 0/2 16/22( 72%)
Embedded Column Row
Array Embedded Interconnect Interconnect Read/ External
Block Cells Driven Driven Clocks Write Interconnect
Total dedicated input pins used: 6/6 (100%)
Total I/O pins used: 94/96 ( 97%)
Total logic cells used: 53/1728 ( 3%)
Total embedded cells used: 0/96 ( 0%)
Total EABs used: 0/6 ( 0%)
Average fan-in: 3.66/4 ( 91%)
Total fan-in: 194/6912 ( 2%)
Total input pins required: 68
Total input I/O cell registers required: 0
Total output pins required: 32
Total output I/O cell registers required: 0
Total buried I/O cell registers required: 0
Total bidirectional pins required: 0
Total reserved pins required 0
Total logic cells required: 53
Total flipflops required: 0
Total packed registers required: 0
Total logic cells in carry chains: 0
Total number of carry chains: 0
Total logic cells in cascade chains: 0
Total number of cascade chains: 0
Total single-pin Clock Enables required: 0
Total single-pin Output Enables required: 0
Synthesized logic cells: 4/1728 ( 0%)
Logic Cell and Embedded Cell Counts
Column: 01 02 03 04 05 06 07 08 09 10 11 12 13 14 15 16 17 18 EA 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 Total(LC/EC)
A: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 0 0 0 0 0 0 0 0 0 8/0
B: 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8/0
C: 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 0 0 0 0 0 0 0 0 0 0 0 5 13/0
D: 0 0 0 0 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8/0
E: 0 0 0 0 0 0 0 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8/0
F: 0 0 0 0 0 0 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8/0
Total: 0 8 0 0 0 0 8 8 0 8 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 0 0 8 0 0 0 0 0 0 0 0 5 53/0
Device-Specific Information: e:\max2work\运算器\src_op.rpt
src_op
** INPUTS **
Fan-In Fan-Out
Pin LC EC Row Col Primitive Code INP FBK OUT FBK Name
137 - - - 30 INPUT ^ 0 0 0 2 ad0
138 - - - 31 INPUT ^ 0 0 0 2 ad1
9 - - B -- INPUT ^ 0 0 0 2 ad2
92 - - D -- INPUT ^ 0 0 0 2 ad3
114 - - - 06 INPUT ^ 0 0 0 2 ad4
19 - - D -- INPUT ^ 0 0 0 2 ad5
32 - - F -- INPUT ^ 0 0 0 2 ad6
111 - - - 03 INPUT ^ 0 0 0 2 ad7
44 - - - 29 INPUT ^ 0 0 0 2 ad8
54 - - - -- INPUT ^ 0 0 0 2 ad9
80 - - F -- INPUT ^ 0 0 0 2 ad10
141 - - - 33 INPUT ^ 0 0 0 2 ad11
102 - - A -- INPUT ^ 0 0 0 2 ad12
120 - - - 14 INPUT ^ 0 0 0 2 ad13
56 - - - -- INPUT ^ 0 0 0 2 ad14
41 - - - 31 INPUT ^ 0 0 0 2 ad15
49 - - - 21 INPUT ^ 0 0 0 1 bd0
132 - - - 26 INPUT ^ 0 0 0 1 bd1
62 - - - 12 INPUT ^ 0 0 0 1 bd2
70 - - - 05 INPUT ^ 0 0 0 1 bd3
88 - - D -- INPUT ^ 0 0 0 1 bd4
121 - - - 17 INPUT ^ 0 0 0 1 bd5
33 - - F -- INPUT ^ 0 0 0 1 bd6
30 - - F -- INPUT ^ 0 0 0 1 bd7
130 - - - 22 INPUT ^ 0 0 0 1 bd8
97 - - C -- INPUT ^ 0 0 0 1 bd9
60 - - - 15 INPUT ^ 0 0 0 1 bd10
100 - - A -- INPUT ^ 0 0 0 1 bd11
36 - - - 36 INPUT ^ 0 0 0 1 bd12
87 - - E -- INPUT ^ 0 0 0 1 bd13
11 - - C -- INPUT ^ 0 0 0 1 bd14
140 - - - 32 INPUT ^ 0 0 0 1 bd15
142 - - - 34 INPUT ^ 0 0 0 1 d0
96 - - C -- INPUT ^ 0 0 0 1 d1
63 - - - 11 INPUT ^ 0 0 0 1 d2
23 - - D -- INPUT ^ 0 0 0 1 d3
20 - - D -- INPUT ^ 0 0 0 1 d4
22 - - D -- INPUT ^ 0 0 0 1 d5
67 - - - 08 INPUT ^ 0 0 0 1 d6
109 - - - 01 INPUT ^ 0 0 0 1 d7
101 - - A -- INPUT ^ 0 0 0 1 d8
10 - - B -- INPUT ^ 0 0 0 1 d9
31 - - F -- INPUT ^ 0 0 0 1 d10
135 - - - 29 INPUT ^ 0 0 0 1 d11
47 - - - 25 INPUT ^ 0 0 0 1 d12
73 - - - 01 INPUT ^ 0 0 0 1 d13
26 - - E -- INPUT ^ 0 0 0 1 d14
128 - - - 19 INPUT ^ 0 0 0 1 d15
51 - - - 20 INPUT ^ 0 0 0 1 q0
39 - - - 33 INPUT ^ 0 0 0 1 q1
29 - - E -- INPUT ^ 0 0 0 1 q2
90 - - D -- INPUT ^ 0 0 0 1 q3
59 - - - 16 INPUT ^ 0 0 0 1 q4
110 - - - 02 INPUT ^ 0 0 0 1 q5
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -