_primary.vhd

实现FPGA与PC机的串口通信功能

library verilog;
use verilog.vl_types.all;
entity Uart_test is
    generic(
        clkvar          : integer := 10
    );
end Uart_test;