i2c_testdevice.fit.qmsg

I2C slave可以作動

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition " "Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 28 02:36:13 2006 " "Info: Processing started: Sat Oct 28 02:36:13 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off i2c_test -c i2c_testdevice " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off i2c_test -c i2c_testdevice" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "i2c_testdevice EP1C6Q240C8 " "Info: Selected device EP1C6Q240C8 for design \"i2c_testdevice\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C12Q240C8 " "Info: Device EP1C12Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clock_50mhz Global clock in PIN 28 " "Info: Automatically promoted signal \"clock_50mhz\" to use Global clock in PIN 28" {  } { { "../../rtl/vhdl/t_rex_test.vhdl" "" { Text "C:/data/projects/vhdl/i2c_slave/rtl/vhdl/t_rex_test.vhdl" 15 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "neg_reset Global clock " "Info: Automatically promoted some destinations of signal \"neg_reset\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pca9555:pca9555_instance\|port1\[6\]~reg0 " "Info: Destination \"pca9555:pca9555_instance\|port1\[6\]~reg0\" may be non-global or may not use global clock" {  } { { "../../rtl/vhdl/pca9555.vhdl" "" { Text "C:/data/projects/vhdl/i2c_slave/rtl/vhdl/pca9555.vhdl" 118 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pca9555:pca9555_instance\|port1\[5\]~en " "Info: Destination \"pca9555:pca9555_instance\|port1\[5\]~en\" may be non-global or may not use global clock" {  } { { "../../rtl/vhdl/pca9555.vhdl" "" { Text "C:/data/projects/vhdl/i2c_slave/rtl/vhdl/pca9555.vhdl" 118 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pca9555:pca9555_instance\|port1\[5\]~reg0 " "Info: Destination \"pca9555:pca9555_instance\|port1\[5\]~reg0\" may be non-global or may not use global clock" {  } { { "../../rtl/vhdl/pca9555.vhdl" "" { Text "C:/data/projects/vhdl/i2c_slave/rtl/vhdl/pca9555.vhdl" 118 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pca9555:pca9555_instance\|port1\[4\]~en " "Info: Destination \"pca9555:pca9555_instance\|port1\[4\]~en\" may be non-global or may not use global clock" {  } { { "../../rtl/vhdl/pca9555.vhdl" "" { Text "C:/data/projects/vhdl/i2c_slave/rtl/vhdl/pca9555.vhdl" 118 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pca9555:pca9555_instance\|port1\[4\]~reg0 " "Info: Destination \"pca9555:pca9555_instance\|port1\[4\]~reg0\" may be non-global or may not use global clock" {  } { { "../../rtl/vhdl/pca9555.vhdl" "" { Text "C:/data/projects/vhdl/i2c_slave/rtl/vhdl/pca9555.vhdl" 118 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pca9555:pca9555_instance\|port1\[3\]~en " "Info: Destination \"pca9555:pca9555_instance\|port1\[3\]~en\" may be non-global or may not use global clock" {  } { { "../../rtl/vhdl/pca9555.vhdl" "" { Text "C:/data/projects/vhdl/i2c_slave/rtl/vhdl/pca9555.vhdl" 118 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pca9555:pca9555_instance\|port1\[3\]~reg0 " "Info: Destination \"pca9555:pca9555_instance\|port1\[3\]~reg0\" may be non-global or may not use global clock" {  } { { "../../rtl/vhdl/pca9555.vhdl" "" { Text "C:/data/projects/vhdl/i2c_slave/rtl/vhdl/pca9555.vhdl" 118 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pca9555:pca9555_instance\|port1\[2\]~en " "Info: Destination \"pca9555:pca9555_instance\|port1\[2\]~en\" may be non-global or may not use global clock" {  } { { "../../rtl/vhdl/pca9555.vhdl" "" { Text "C:/data/projects/vhdl/i2c_slave/rtl/vhdl/pca9555.vhdl" 118 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pca9555:pca9555_instance\|port1\[2\]~reg0 " "Info: Destination \"pca9555:pca9555_instance\|port1\[2\]~reg0\" may be non-global or may not use global clock" {  } { { "../../rtl/vhdl/pca9555.vhdl" "" { Text "C:/data/projects/vhdl/i2c_slave/rtl/vhdl/pca9555.vhdl" 118 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "pca9555:pca9555_instance\|port1\[1\]~en " "Info: Destination \"pca9555:pca9555_instance\|port1\[1\]~en\" may be non-global or may not use global clock" {  } { { "../../rtl/vhdl/pca9555.vhdl" "" { Text "C:/data/projects/vhdl/i2c_slave/rtl/vhdl/pca9555.vhdl" 118 -1 0 } }  } 0 0 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_LIMITED_TO_SUB" "10 " "Info: Limited to 10 non-global destinations" {  } {  } 0 0 "Limited to %1!d! non-global destinations" 0 0}  } { { "../../rtl/vhdl/t_rex_test.vhdl" "" { Text "C:/data/projects/vhdl/i2c_slave/rtl/vhdl/t_rex_test.vhdl" 21 -1 0 } }  } 0 0 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0}
{ "Info" "IFYGR_FYGR_PIN_USES_INTERNAL_GLOBAL" "neg_reset " "Info: Pin \"neg_reset\" drives global clock, but is not placed in a dedicated clock pin position" {  } { { "../../rtl/vhdl/t_rex_test.vhdl" "" { Text "C:/data/projects/vhdl/i2c_slave/rtl/vhdl/t_rex_test.vhdl" 21 -1 0 } } { "c:/altera/quartus60/win/Assignment Editor.qase" "" { Assignment "c:/altera/quartus60/win/Assignment Editor.qase" 1 { { 0 "neg_reset" } } } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { neg_reset } "NODE_NAME" } } { "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/quartus60/win/TimingClosureFloorplan.fld" "" "" { neg_reset } "NODE_NAME" } }  } 0 0 "Pin \"%1!s!\" drives global clock, but is not placed in a dedicated clock pin position" 0 0}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 0 0}