📄 sin_rom.rpt
字号:
22 - - B -- OUTPUT 0 1 0 0 q3
70 - - A -- OUTPUT 0 1 0 0 q4
72 - - A -- OUTPUT 0 1 0 0 q5
71 - - A -- OUTPUT 0 1 0 0 q6
60 - - C -- OUTPUT 0 1 0 0 q7
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
Device-Specific Information: e:\electronics\muxflie\dds_vhdl\sin_rom.rpt
sin_rom
** BURIED LOGIC **
Fan-In Fan-Out
IOC LC EC Row Col Primitive Code INP FBK OUT FBK Name
- - 4 A -- MEM_SGMT 8 0 1 0 |lpm_rom:lpm_rom_component|altrom:srom|segment0_0
- - 8 A -- MEM_SGMT 8 0 1 0 |lpm_rom:lpm_rom_component|altrom:srom|segment0_1
- - 1 A -- MEM_SGMT 8 0 1 0 |lpm_rom:lpm_rom_component|altrom:srom|segment0_2
- - 2 A -- MEM_SGMT 8 0 1 0 |lpm_rom:lpm_rom_component|altrom:srom|segment0_3
- - 6 A -- MEM_SGMT 8 0 1 0 |lpm_rom:lpm_rom_component|altrom:srom|segment0_4
- - 3 A -- MEM_SGMT 8 0 1 0 |lpm_rom:lpm_rom_component|altrom:srom|segment0_5
- - 5 A -- MEM_SGMT 8 0 1 0 |lpm_rom:lpm_rom_component|altrom:srom|segment0_6
- - 7 A -- MEM_SGMT 8 0 1 0 |lpm_rom:lpm_rom_component|altrom:srom|segment0_7
Code:
s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
p = Packed register
Device-Specific Information: e:\electronics\muxflie\dds_vhdl\sin_rom.rpt
sin_rom
** FASTTRACK INTERCONNECT UTILIZATION **
Row FastTrack Interconnect:
Global Left Half- Right Half-
FastTrack FastTrack FastTrack
Row Interconnect Interconnect Interconnect Input Pins Output Pins Bidir Pins
A: 10/ 96( 10%) 0/ 48( 0%) 0/ 48( 0%) 3/16( 18%) 5/16( 31%) 0/16( 0%)
B: 1/ 96( 1%) 0/ 48( 0%) 0/ 48( 0%) 0/16( 0%) 1/16( 6%) 0/16( 0%)
C: 1/ 96( 1%) 0/ 48( 0%) 1/ 48( 2%) 0/16( 0%) 2/16( 12%) 0/16( 0%)
Column FastTrack Interconnect:
FastTrack
Column Interconnect Input Pins Output Pins Bidir Pins
01: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
02: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
03: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
04: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
05: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
06: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
07: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
08: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
09: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
10: 1/24( 4%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
11: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
12: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
13: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
14: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
15: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
16: 1/24( 4%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
17: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
18: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
19: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
20: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
21: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
22: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
23: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
24: 0/24( 0%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
EA: 2/24( 8%) 0/4( 0%) 0/4( 0%) 0/4( 0%)
Device-Specific Information: e:\electronics\muxflie\dds_vhdl\sin_rom.rpt
sin_rom
** EQUATIONS **
address0 : INPUT;
address1 : INPUT;
address2 : INPUT;
address3 : INPUT;
address4 : INPUT;
address5 : INPUT;
address6 : INPUT;
address7 : INPUT;
inclock : INPUT;
-- Node name is 'q0'
-- Equation name is 'q0', type is output
q0 = _EC4_A;
-- Node name is 'q1'
-- Equation name is 'q1', type is output
q1 = _EC8_A;
-- Node name is 'q2'
-- Equation name is 'q2', type is output
q2 = _EC1_A;
-- Node name is 'q3'
-- Equation name is 'q3', type is output
q3 = _EC2_A;
-- Node name is 'q4'
-- Equation name is 'q4', type is output
q4 = _EC6_A;
-- Node name is 'q5'
-- Equation name is 'q5', type is output
q5 = _EC3_A;
-- Node name is 'q6'
-- Equation name is 'q6', type is output
q6 = _EC5_A;
-- Node name is 'q7'
-- Equation name is 'q7', type is output
q7 = _EC7_A;
-- Node name is '|lpm_rom:lpm_rom_component|altrom:srom|segment0_0' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC4_A', type is memory
_EC4_A = MEMORY_SEGMENT( VCC, GLOBAL( inclock), VCC, GND, VCC, address0, address1, address2, address3, address4, address5, address6, address7, VCC, VCC, VCC,);
-- Node name is '|lpm_rom:lpm_rom_component|altrom:srom|segment0_1' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC8_A', type is memory
_EC8_A = MEMORY_SEGMENT( VCC, GLOBAL( inclock), VCC, GND, VCC, address0, address1, address2, address3, address4, address5, address6, address7, VCC, VCC, VCC,);
-- Node name is '|lpm_rom:lpm_rom_component|altrom:srom|segment0_2' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC1_A', type is memory
_EC1_A = MEMORY_SEGMENT( VCC, GLOBAL( inclock), VCC, GND, VCC, address0, address1, address2, address3, address4, address5, address6, address7, VCC, VCC, VCC,);
-- Node name is '|lpm_rom:lpm_rom_component|altrom:srom|segment0_3' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC2_A', type is memory
_EC2_A = MEMORY_SEGMENT( VCC, GLOBAL( inclock), VCC, GND, VCC, address0, address1, address2, address3, address4, address5, address6, address7, VCC, VCC, VCC,);
-- Node name is '|lpm_rom:lpm_rom_component|altrom:srom|segment0_4' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC6_A', type is memory
_EC6_A = MEMORY_SEGMENT( VCC, GLOBAL( inclock), VCC, GND, VCC, address0, address1, address2, address3, address4, address5, address6, address7, VCC, VCC, VCC,);
-- Node name is '|lpm_rom:lpm_rom_component|altrom:srom|segment0_5' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC3_A', type is memory
_EC3_A = MEMORY_SEGMENT( VCC, GLOBAL( inclock), VCC, GND, VCC, address0, address1, address2, address3, address4, address5, address6, address7, VCC, VCC, VCC,);
-- Node name is '|lpm_rom:lpm_rom_component|altrom:srom|segment0_6' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC5_A', type is memory
_EC5_A = MEMORY_SEGMENT( VCC, GLOBAL( inclock), VCC, GND, VCC, address0, address1, address2, address3, address4, address5, address6, address7, VCC, VCC, VCC,);
-- Node name is '|lpm_rom:lpm_rom_component|altrom:srom|segment0_7' from file "altrom.tdf" line 92, column 11
-- Equation name is '_EC7_A', type is memory
_EC7_A = MEMORY_SEGMENT( VCC, GLOBAL( inclock), VCC, GND, VCC, address0, address1, address2, address3, address4, address5, address6, address7, VCC, VCC, VCC,);
Project Information e:\electronics\muxflie\dds_vhdl\sin_rom.rpt
** COMPILATION SETTINGS & TIMES **
Processing Menu Commands
------------------------
Design Doctor = off
Logic Synthesis:
Synthesis Type Used = Multi-Level
Default Synthesis Style = NORMAL
Logic option settings in 'NORMAL' style for 'FLEX10K' family
CARRY_CHAIN = ignore
CARRY_CHAIN_LENGTH = 32
CASCADE_CHAIN = ignore
CASCADE_CHAIN_LENGTH = 2
DECOMPOSE_GATES = on
DUPLICATE_LOGIC_EXTRACTION = on
MINIMIZATION = full
MULTI_LEVEL_FACTORING = on
NOT_GATE_PUSH_BACK = on
REDUCE_LOGIC = on
REFACTORIZATION = on
REGISTER_OPTIMIZATION = on
RESYNTHESIZE_NETWORK = on
SLOW_SLEW_RATE = off
SUBFACTOR_EXTRACTION = on
IGNORE_SOFT_BUFFERS = on
USE_LPM_FOR_AHDL_OPERATORS = off
Other logic synthesis settings:
Automatic Global Clock = on
Automatic Global Clear = on
Automatic Global Preset = on
Automatic Global Output Enable = on
Automatic Fast I/O = off
Automatic Register Packing = off
Automatic Open-Drain Pins = on
Automatic Implement in EAB = off
Optimize = 5
Default Timing Specifications: None
Cut All Bidir Feedback Timing Paths = on
Cut All Clear & Preset Timing Paths = on
Ignore Timing Assignments = off
Functional SNF Extractor = off
Linked SNF Extractor = off
Timing SNF Extractor = on
Optimize Timing SNF = off
Generate AHDL TDO File = off
Fitter Settings = NORMAL
Use Quartus Fitter = on
Smart Recompile = off
Total Recompile = off
Interfaces Menu Commands
------------------------
EDIF Netlist Writer = off
Verilog Netlist Writer = off
VHDL Netlist Writer = off
Compilation Times
-----------------
Compiler Netlist Extractor 00:00:00
Database Builder 00:00:00
Logic Synthesizer 00:00:00
Partitioner 00:00:00
Fitter 00:00:01
Timing SNF Extractor 00:00:00
Assembler 00:00:01
-------------------------- --------
Total Time 00:00:02
Memory Allocated
-----------------
Peak memory allocated during compilation = 15,889K
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -