pxi_dsp_da.tan.summary

双口RAM与PXI总线接口设计

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.906 ns
From           : DSP_AB[5]
To             : ram_da:inst6|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated|ram_block1a15~porta_address_reg5
From Clock     : --
To Clock       : Yx2
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 11.535 ns
From           : ram2:inst3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5bp1:auto_generated|q_b[7]
To             : CH365_DB[7]
From Clock     : R/W
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 4.031 ns
From           : DSP_CLOCK
To             : DA7744_CS
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.448 ns
From           : CH365[4]
To             : ram2:inst3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5bp1:auto_generated|ram_block1a5~portb_address_reg4
From Clock     : --
To Clock       : R/W
Failed Paths   : 0

Type           : Clock Setup: 'R/W'
Slack          : N/A
Required Time  : None
Actual Time    : 219.30 MHz ( period = 4.560 ns )
From           : ram2:inst3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5bp1:auto_generated|q_b[7]
To             : ram2:inst3|alt3pram:alt3pram_component|altdpram:altdpram_component2|altsyncram:ram_block|altsyncram_5bp1:auto_generated|ram_block1a7~porta_datain_reg0
From Clock     : R/W
To Clock       : R/W
Failed Paths   : 0

Type           : Clock Setup: 'MEMR'
Slack          : N/A
Required Time  : None
Actual Time    : 255.95 MHz ( period = 3.907 ns )
From           : ram2:inst3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5bp1:auto_generated|ram_block1a1~portb_address_reg10
To             : ram2:inst3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5bp1:auto_generated|q_b[0]
From Clock     : MEMR
To Clock       : MEMR
Failed Paths   : 0

Type           : Clock Setup: 'DSP_CLOCK'
Slack          : N/A
Required Time  : None
Actual Time    : 255.95 MHz ( period = 3.907 ns )
From           : ram_da:inst6|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated|ram_block1a1~portb_address_reg10
To             : ram_da:inst6|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated|q_b[0]
From Clock     : DSP_CLOCK
To Clock       : DSP_CLOCK
Failed Paths   : 0

Type           : Clock Setup: 'Yx1'
Slack          : N/A
Required Time  : None
Actual Time    : 256.02 MHz ( period = 3.906 ns )
From           : ram2:inst3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5bp1:auto_generated|ram_block1a1~porta_datain_reg1
To             : ram2:inst3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5bp1:auto_generated|ram_block1a1~porta_memory_reg1
From Clock     : Yx1
To Clock       : Yx1
Failed Paths   : 0

Type           : Clock Setup: 'MEMW'
Slack          : N/A
Required Time  : None
Actual Time    : 256.02 MHz ( period = 3.906 ns )
From           : ram2:inst3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5bp1:auto_generated|ram_block1a1~porta_datain_reg1
To             : ram2:inst3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5bp1:auto_generated|ram_block1a1~porta_memory_reg1
From Clock     : MEMW
To Clock       : MEMW
Failed Paths   : 0

Type           : Clock Setup: 'A13'
Slack          : N/A
Required Time  : None
Actual Time    : 256.02 MHz ( period = 3.906 ns )
From           : ram2:inst3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5bp1:auto_generated|ram_block1a1~porta_datain_reg1
To             : ram2:inst3|alt3pram:alt3pram_component|altdpram:altdpram_component1|altsyncram:ram_block|altsyncram_5bp1:auto_generated|ram_block1a1~porta_memory_reg1
From Clock     : A13
To Clock       : A13
Failed Paths   : 0

Type           : Clock Setup: 'Yx2'
Slack          : N/A
Required Time  : None
Actual Time    : 256.02 MHz ( period = 3.906 ns )
From           : ram_da:inst6|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated|ram_block1a1~porta_datain_reg1
To             : ram_da:inst6|altsyncram:altsyncram_component|altsyncram_mrg1:auto_generated|ram_block1a1~porta_memory_reg1
From Clock     : Yx2
To Clock       : Yx2
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------