📄 total.rpp.talkback.xml
字号:
<location_assigned_by>Fitter</location_assigned_by>
<load>Unspecified</load>
</row>
<row>
<name>RESULT_OUT[2]</name>
<pin__>E15</pin__>
<i_o_bank>3</i_o_bank>
<x_coordinate>12</x_coordinate>
<y_coordinate>31</y_coordinate>
<cell_number>3</cell_number>
<output_register>no</output_register>
<output_enable_register>no</output_enable_register>
<power_up_high>no</power_up_high>
<slow_slew_rate>no</slow_slew_rate>
<pci_i_o_enabled>no</pci_i_o_enabled>
<open_drain>no</open_drain>
<tri_primitive>no</tri_primitive>
<bus_hold>no</bus_hold>
<weak_pull_up>Off</weak_pull_up>
<i_o_standard>LVTTL</i_o_standard>
<current_strength>24mA</current_strength>
<termination>Off</termination>
<location_assigned_by>Fitter</location_assigned_by>
<load>Unspecified</load>
</row>
<row>
<name>RESULT_OUT[3]</name>
<pin__>B15</pin__>
<i_o_bank>3</i_o_bank>
<x_coordinate>12</x_coordinate>
<y_coordinate>31</y_coordinate>
<cell_number>1</cell_number>
<output_register>no</output_register>
<output_enable_register>no</output_enable_register>
<power_up_high>no</power_up_high>
<slow_slew_rate>no</slow_slew_rate>
<pci_i_o_enabled>no</pci_i_o_enabled>
<open_drain>no</open_drain>
<tri_primitive>no</tri_primitive>
<bus_hold>no</bus_hold>
<weak_pull_up>Off</weak_pull_up>
<i_o_standard>LVTTL</i_o_standard>
<current_strength>24mA</current_strength>
<termination>Off</termination>
<location_assigned_by>Fitter</location_assigned_by>
<load>Unspecified</load>
</row>
<row>
<name>RESULT_OUT[4]</name>
<pin__>N14</pin__>
<i_o_bank>8</i_o_bank>
<x_coordinate>17</x_coordinate>
<y_coordinate>0</y_coordinate>
<cell_number>2</cell_number>
<output_register>no</output_register>
<output_enable_register>no</output_enable_register>
<power_up_high>no</power_up_high>
<slow_slew_rate>no</slow_slew_rate>
<pci_i_o_enabled>no</pci_i_o_enabled>
<open_drain>no</open_drain>
<tri_primitive>no</tri_primitive>
<bus_hold>no</bus_hold>
<weak_pull_up>Off</weak_pull_up>
<i_o_standard>LVTTL</i_o_standard>
<current_strength>24mA</current_strength>
<termination>Off</termination>
<location_assigned_by>Fitter</location_assigned_by>
<load>Unspecified</load>
</row>
<row>
<name>RESULT_OUT[5]</name>
<pin__>AB16</pin__>
<i_o_bank>8</i_o_bank>
<x_coordinate>9</x_coordinate>
<y_coordinate>0</y_coordinate>
<cell_number>5</cell_number>
<output_register>no</output_register>
<output_enable_register>no</output_enable_register>
<power_up_high>no</power_up_high>
<slow_slew_rate>no</slow_slew_rate>
<pci_i_o_enabled>no</pci_i_o_enabled>
<open_drain>no</open_drain>
<tri_primitive>no</tri_primitive>
<bus_hold>no</bus_hold>
<weak_pull_up>Off</weak_pull_up>
<i_o_standard>LVTTL</i_o_standard>
<current_strength>24mA</current_strength>
<termination>Off</termination>
<location_assigned_by>Fitter</location_assigned_by>
<load>Unspecified</load>
</row>
<row>
<name>RESULT_OUT[6]</name>
<pin__>E14</pin__>
<i_o_bank>3</i_o_bank>
<x_coordinate>17</x_coordinate>
<y_coordinate>31</y_coordinate>
<cell_number>0</cell_number>
<output_register>no</output_register>
<output_enable_register>no</output_enable_register>
<power_up_high>no</power_up_high>
<slow_slew_rate>no</slow_slew_rate>
<pci_i_o_enabled>no</pci_i_o_enabled>
<open_drain>no</open_drain>
<tri_primitive>no</tri_primitive>
<bus_hold>no</bus_hold>
<weak_pull_up>Off</weak_pull_up>
<i_o_standard>LVTTL</i_o_standard>
<current_strength>24mA</current_strength>
<termination>Off</termination>
<location_assigned_by>Fitter</location_assigned_by>
<load>Unspecified</load>
</row>
<row>
<name>SEL[0]</name>
<pin__>T15</pin__>
<i_o_bank>8</i_o_bank>
<x_coordinate>12</x_coordinate>
<y_coordinate>0</y_coordinate>
<cell_number>4</cell_number>
<output_register>no</output_register>
<output_enable_register>no</output_enable_register>
<power_up_high>no</power_up_high>
<slow_slew_rate>no</slow_slew_rate>
<pci_i_o_enabled>no</pci_i_o_enabled>
<open_drain>no</open_drain>
<tri_primitive>no</tri_primitive>
<bus_hold>no</bus_hold>
<weak_pull_up>Off</weak_pull_up>
<i_o_standard>LVTTL</i_o_standard>
<current_strength>24mA</current_strength>
<termination>Off</termination>
<location_assigned_by>Fitter</location_assigned_by>
<load>Unspecified</load>
</row>
<row>
<name>SEL[1]</name>
<pin__>V14</pin__>
<i_o_bank>8</i_o_bank>
<x_coordinate>17</x_coordinate>
<y_coordinate>0</y_coordinate>
<cell_number>4</cell_number>
<output_register>no</output_register>
<output_enable_register>no</output_enable_register>
<power_up_high>no</power_up_high>
<slow_slew_rate>no</slow_slew_rate>
<pci_i_o_enabled>no</pci_i_o_enabled>
<open_drain>no</open_drain>
<tri_primitive>no</tri_primitive>
<bus_hold>no</bus_hold>
<weak_pull_up>Off</weak_pull_up>
<i_o_standard>LVTTL</i_o_standard>
<current_strength>24mA</current_strength>
<termination>Off</termination>
<location_assigned_by>Fitter</location_assigned_by>
<load>Unspecified</load>
</row>
<row>
<name>SEL[2]</name>
<pin__>AB15</pin__>
<i_o_bank>8</i_o_bank>
<x_coordinate>12</x_coordinate>
<y_coordinate>0</y_coordinate>
<cell_number>0</cell_number>
<output_register>no</output_register>
<output_enable_register>no</output_enable_register>
<power_up_high>no</power_up_high>
<slow_slew_rate>no</slow_slew_rate>
<pci_i_o_enabled>no</pci_i_o_enabled>
<open_drain>no</open_drain>
<tri_primitive>no</tri_primitive>
<bus_hold>no</bus_hold>
<weak_pull_up>Off</weak_pull_up>
<i_o_standard>LVTTL</i_o_standard>
<current_strength>24mA</current_strength>
<termination>Off</termination>
<location_assigned_by>Fitter</location_assigned_by>
<load>Unspecified</load>
</row>
</output_pins>
<i_o_bank_usage>
<row>
<i_o_bank>1</i_o_bank>
<usage>0 / 29 ( 0 % )</usage>
<vccio_voltage>3.3V</vccio_voltage>
</row>
<row>
<i_o_bank>2</i_o_bank>
<usage>1 / 30 ( 3 % )</usage>
<vccio_voltage>3.3V</vccio_voltage>
</row>
<row>
<i_o_bank>3</i_o_bank>
<usage>3 / 51 ( 6 % )</usage>
<vccio_voltage>3.3V</vccio_voltage>
</row>
<row>
<i_o_bank>4</i_o_bank>
<usage>1 / 52 ( 2 % )</usage>
<vccio_voltage>3.3V</vccio_voltage>
</row>
<row>
<i_o_bank>5</i_o_bank>
<usage>2 / 29 ( 7 % )</usage>
<vccio_voltage>3.3V</vccio_voltage>
</row>
<row>
<i_o_bank>6</i_o_bank>
<usage>0 / 29 ( 0 % )</usage>
<vccio_voltage>3.3V</vccio_voltage>
</row>
<row>
<i_o_bank>7</i_o_bank>
<usage>0 / 52 ( 0 % )</usage>
<vccio_voltage>3.3V</vccio_voltage>
</row>
<row>
<i_o_bank>8</i_o_bank>
<usage>12 / 51 ( 24 % )</usage>
<vccio_voltage>3.3V</vccio_voltage>
</row>
<row>
<i_o_bank>9</i_o_bank>
<usage>0 / 6 ( 0 % )</usage>
<vccio_voltage>3.3V</vccio_voltage>
</row>
<row>
<i_o_bank>11</i_o_bank>
<usage>0 / 6 ( 0 % )</usage>
<vccio_voltage>3.3V</vccio_voltage>
</row>
</i_o_bank_usage>
<advanced_data___general>
<row>
<name>Status Code</name>
<value>0</value>
</row>
<row>
<name>Desired User Slack</name>
<value>0</value>
</row>
<row>
<name>Fit Attempts</name>
<value>1</value>
</row>
</advanced_data___general>
<advanced_data___placement_preparation>
<row>
<name>Auto Fit Point 1 - Fit Attempt 1</name>
<value>ff</value>
</row>
<row>
<name>Mid Wire Use - Fit Attempt 1</name>
<value>0</value>
</row>
<row>
<name>Mid Slack - Fit Attempt 1</name>
<value>990200</value>
</row>
<row>
<name>Internal Atom Count - Fit Attempt 1</name>
<value>70</value>
</row>
<row>
<name>LE/ALM Count - Fit Attempt 1</name>
<value>70</value>
</row>
<row>
<name>LAB Count - Fit Attempt 1</name>
<value>9</value>
</row>
<row>
<name>Outputs per Lab - Fit Attempt 1</name>
<value>5.556</value>
</row>
<row>
<name>Inputs per LAB - Fit Attempt 1</name>
<value>6.333</value>
</row>
<row>
<name>Global Inputs per LAB - Fit Attempt 1</name>
<value>1.222</value>
</row>
<row>
<name>LAB Constraint 'non-global clock / CE pair + async load' - Fit Attempt 1</name>
<value>0:9</value>
</row>
<row>
<name>LAB Constraint 'ce + sync load' - Fit Attempt 1</name>
<value>0:7;1:2</value>
</row>
<row>
<name>LAB Constraint 'non-global controls' - Fit Attempt 1</name>
<value>0:6;1:3</value>
</row>
<row>
<name>LAB Constraint 'un-route combination' - Fit Attempt 1</name>
<value>0:6;1:3</value>
</row>
<row>
<name>LAB Constraint 'non-global with asyn_clear' - Fit Attempt 1</name>
<value>0:4;1:2;2:3</value>
</row>
<row>
<name>LAB Constraint 'un-route with async_clear' - Fit Attempt 1</name>
<value>0:4;1:2;2:3</value>
</row>
<row>
<name>LAB Constraint 'non-global async clear + sync clear' - Fit Attempt 1</name>
<value>0:8;1:1</value>
</row>
<row>
<name>LAB Constraint 'global non-clock/non-asynch_clear' - Fit Attempt 1</name>
<value>0:9</value>
</row>
<row>
<name>LAB Constraint 'ygr_cl_ngclk_gclkce_sload_aload_constraint' - Fit Attempt 1</name>
<value>0:7;1:2</value>
</row>
<row>
<name>LAB Constraint 'global control signals' - Fit Attempt 1</name>
<value>0:3;1:1;2:5</value>
</row>
<row>
<name>LAB Constraint 'clock / ce pair constraint' - Fit Attempt 1</name>
<value>0:3;1:4;2:2</value>
</row>
<row>
<name>LAB Constraint 'aload_aclr pair with aload used' - Fit Attempt 1</name>
<value>0:9</value>
</row>
<row>
<name>LAB Constraint 'aload_aclr pair' - Fit Attempt 1</name>
<value>0:3;1:4;2:2</value>
</row>
<row>
<name>LAB Constraint 'sload_sclear pair' - Fit Attempt 1</name>
<value>0:8;1:1</value>
</row>
<row>
<name>LAB Constraint 'invert_a constraint' - Fit Attempt 1</name>
<value>0:1;1:8</value>
</row>
<row>
<name>LAB Constraint 'has placement constraint' - Fit Attempt 1</name>
<value>0:9</value>
</row>
<row>
<name>LEs in Chains - Fit Attempt 1</name>
<value>8</value>
</row>
<row>
<name>LEs in Long Chains - Fit Attempt 1</name>
<value>0</value>
</row>
<row>
<name>LABs with Chains - Fit Attempt 1</name>
<value>1</value>
</row>
<row>
<name>LABs with Multiple Chains - Fit Attempt 1</name>
<value>0</value>
</row>
<row>
<name>Time - Fit Attempt 1</name>
<value>0</value>
</row>
</advanced_data___placement_preparation>
<advanced_data___placement>
<row>
<name>Auto Fit Point 2 - Fit Attempt 1</name>
<value>ff</value>
</row>
<row>
<name>Early Wire Use - Fit Attempt 1</name>
<value>0</value>
</row>
<row>
<name>Early Slack - Fit Attempt 1</name>
<value>978834</value>
</row>
<row>
<name>Auto Fit Point 3 - Fit Attempt 1</name>
<value>ff</value>
</row>
<row>
<name>Mid Wire Use - Fit Attempt 1</name>
<value>0</value>
</row>
<row>
<name>Mid Slack - Fit Attempt 1</name>
<value>986445</value>
</row>
<row>
<name>Auto Fit Point 4 - Fit Attempt 1</name>
<value>ff</value>
</row>
<row>
<name>Late Wire Use - Fit Attempt 1</name>
<value>0</value>
</row>
<row>
<name>Late Slack - Fit Attempt 1</name>
<value>986445</value>
</row>
<row>
<name>Auto Fit Point 5 - Fit Attempt 1</name>
<value>ff</value>
</row>
<row>
<name>Time - Fit Attempt 1</name>
<value>0</value>
</row>
<row>
<name>Time in tsm_dat.dll - Fit Attempt 1</name>
<value>0.031</value>
</row>
<row>
<name>Time in tsm_tan.dll - Fit Attempt 1</name>
<value>0.032</value>
</row>
</advanced_data___placement>
<advanced_data___routing>
<row>
<name>Early Slack - Fit Attempt 1</name>
<value>987355</value>
</row>
<row>
<name>Early Wire Use - Fit Attempt 1</name>
<value>0</value>
</row>
<row>
<name>Peak Regional Wire - Fit Attempt 1</name>
<value>1</value>
</row>
<row>
<name>Mid Slack - Fit Attempt 1</name>
<value>986337</value>
</row>
<row>
<name>Late Slack - Fit Attempt 1</name>
<value>986337</value>
</row>
<row>
<name>Late Slack - Fit Attempt 1</name>
<value>986337</value>
</row>
<row>
<name>Late Wire Use - Fit Attempt 1</name>
<value>0</value>
</row>
<row>
<name>Time - Fit Attempt 1</name>
<value>1</value>
</row>
<row>
<name>Time in tsm_tan.dll - Fit Attempt 1</name>
<value>0.093</value>
</row>
</advanced_data___routing>
</talkback>
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -