📄 org.eclipse.cdt.make.core_3.0.2.mf

📁 <基于fpga的嵌入式设计上的光盘的第四章第二个实验

💻 MF

字号:

Manifest-Version: 1.0Generated-from: 1171064320000;type=2Bundle-ManifestVersion: 2Bundle-Name: %pluginNameBundle-SymbolicName: org.eclipse.cdt.make.core; singleton:=trueBundle-Version: 3.0.2Bundle-ClassPath: cdtmakecore.jarBundle-Activator: org.eclipse.cdt.make.core.MakeCorePluginBundle-Vendor: %providerNameBundle-Localization: pluginExport-Package: org.eclipse.cdt.make.core, org.eclipse.cdt.make.core.makefile, org.eclipse.cdt.make.core.makefile.gnu, org.eclipse.cdt.make.core.scannerconfig, org.eclipse.cdt.make.internal.core, org.eclipse.cdt.make.internal.core.makefile, org.eclipse.cdt.make.internal.core.makefile.gnu, org.eclipse.cdt.make.internal.core.makefile.posix, org.eclipse.cdt.make.internal.core.scannerconfig, org.eclipse.cdt.make.internal.core.scannerconfig.gnu, org.eclipse.cdt.make.internal.core.scannerconfig.jobs, org.eclipse.cdt.make.internal.core.scannerconfig.util, org.eclipse.cdt.make.internal.core.scannerconfig2Require-Bundle: org.eclipse.core.resources, org.eclipse.core.variables, org.eclipse.core.runtime, org.eclipse.cdt.coreEclipse-AutoStart: true

💿 文件大小 3744 K

👤 上传用户 joyman

📂 所属分类 VHDL/FPGA/Verilog

🏷️ 相关标签

#fpga #lt #嵌入式设计 #光盘

⌨️ 快捷键说明

复制代码 Ctrl + C

搜索代码 Ctrl + F

全屏模式 F11

切换主题 Ctrl + Shift + D

显示快捷键 ?

增大字号 Ctrl + =

减小字号 Ctrl + -