ep2c5q208.tan.rpt

几个SPI

Timing Analyzer report for EP2C5Q208
Fri Dec 07 16:15:13 2007
Version 5.1 Build 176 10/26/2005 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'GCLKP1'
  6. Clock Setup: 'SW[4]'
  7. Clock Setup: 'SW[3]'
  8. Clock Setup: 'RESET'
  9. Clock Hold: 'GCLKP1'
 10. Clock Hold: 'RESET'
 11. tsu
 12. tco
 13. tpd
 14. th
 15. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                                    ; From                             ; To                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 8.356 ns                                       ; RESET                            ; Operation:inst13|SPIDataR[9]     ; --         ; GCLKP1   ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 32.894 ns                                      ; Operation:inst13|LCD_ARRAY[4][5] ; LCD_DATA[4]                      ; GCLKP1     ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 16.711 ns                                      ; RESET                            ; SCL                              ; --         ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; 10.325 ns                                      ; RESET                            ; I2C:inst8|process9_748           ; --         ; GCLKP1   ; 0            ;
; Clock Setup: 'GCLKP1'        ; N/A                                      ; None          ; 31.02 MHz ( period = 32.236 ns )               ; KeyBoard:inst3|code[0]           ; Operation:inst13|DataOUTI[4]     ; GCLKP1     ; GCLKP1   ; 0            ;
; Clock Setup: 'RESET'         ; N/A                                      ; None          ; 44.81 MHz ( period = 22.318 ns )               ; I2C:inst8|DATA[6]                ; I2C:inst8|SDA$latch              ; RESET      ; RESET    ; 0            ;
; Clock Setup: 'SW[3]'         ; N/A                                      ; None          ; 60.61 MHz ( period = 16.500 ns )               ; I2C:inst8|DATA[6]                ; I2C:inst8|SDA$latch              ; SW[3]      ; SW[3]    ; 0            ;
; Clock Setup: 'SW[4]'         ; N/A                                      ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; Operation:inst13|CountSTEP[1]    ; Operation:inst13|CountSTEP[0]    ; SW[4]      ; SW[4]    ; 0            ;
; Clock Hold: 'GCLKP1'         ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; PS2:inst1|spdata[2]              ; Operation:inst13|LCD_ARRAY[8][0] ; GCLKP1     ; GCLKP1   ; 1117         ;
; Clock Hold: 'RESET'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                                            ; I2C:inst8|Value[5]               ; I2C:inst8|COMMAND[5]             ; RESET      ; RESET    ; 24           ;
; Total number of failed paths ;                                          ;               ;                                                ;                                  ;                                  ;            ;          ; 1141         ;
+------------------------------+------------------------------------------+---------------+------------------------------------------------+----------------------------------+----------------------------------+------------+----------+--------------+