📄 x444_to_422_to_444_poynton.mdl
字号:
bit0 "8"
base0 "LSB of Input"
boolean_output off
explicit_period off
period "1"
dbl_ovrd off
}
Block {
BlockType Reference
Name "Up Sample"
Ports [1, 1]
Position [455, 167, 500, 213]
FontSize 10
SourceBlock "xbsIndex_r3/Up Sample"
SourceType "Xilinx Up Sampling Block"
sample_ratio "2"
copy_samples on
dbl_ovrd off
show_param off
xl_area "[0, 0, 0, 0, 0, 0, 0]"
xl_use_area off
}
Block {
BlockType Reference
Name "Up Sample1"
Ports [1, 1]
Position [455, 267, 500, 313]
FontSize 10
SourceBlock "xbsIndex_r3/Up Sample"
SourceType "Xilinx Up Sampling Block"
sample_ratio "2"
copy_samples on
dbl_ovrd off
show_param off
xl_area "[0, 0, 0, 0, 0, 0, 0]"
xl_use_area off
}
Block {
BlockType SubSystem
Name "lookit"
Ports [3]
Position [780, 425, 820, 485]
TreatAsAtomicUnit off
System {
Name "lookit"
Location [214, 82, 1014, 722]
Open off
ModelBrowserVisibility off
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "usletter"
PaperUnits "inches"
ZoomFactor "100"
Block {
BlockType Inport
Name "In1"
Position [25, 68, 55, 82]
}
Block {
BlockType Inport
Name "In2"
Position [25, 158, 55, 172]
Port "2"
}
Block {
BlockType Inport
Name "In3"
Position [25, 248, 55, 262]
Port "3"
}
Block {
BlockType Reference
Name "Gateway Out3"
Ports [1, 1]
Position [80, 154, 135, 176]
SourceBlock "xbsIndex_r3/Gateway Out"
SourceType "Xilinx Gateway Out"
hdl_port off
timing_constraint "None"
locs_specified off
LOCs "{}"
needs_fixed_name off
show_param off
xl_area "[0, 0, 0, 0, 0, 0, 0]"
xl_use_area off
}
Block {
BlockType Reference
Name "Gateway Out4"
Ports [1, 1]
Position [80, 64, 135, 86]
SourceBlock "xbsIndex_r3/Gateway Out"
SourceType "Xilinx Gateway Out"
hdl_port off
timing_constraint "None"
locs_specified off
LOCs "{}"
needs_fixed_name off
show_param off
xl_area "[0, 0, 0, 0, 0, 0, 0]"
xl_use_area off
}
Block {
BlockType Reference
Name "Gateway Out5"
Ports [1, 1]
Position [80, 244, 135, 266]
SourceBlock "xbsIndex_r3/Gateway Out"
SourceType "Xilinx Gateway Out"
hdl_port off
timing_constraint "None"
locs_specified off
LOCs "{}"
needs_fixed_name off
show_param off
xl_area "[0, 0, 0, 0, 0, 0, 0]"
xl_use_area off
}
Block {
BlockType Scope
Name "interpolate"
Ports [3]
Position [215, 27, 260, 303]
Location [5, 60, 1029, 741]
Open off
NumInputPorts "3"
ZoomMode "xonly"
List {
ListType AxesTitles
axes1 "%<SignalLabel>"
axes2 "%<SignalLabel>"
axes3 "%<SignalLabel>"
}
YMin "-5~-5~-5"
YMax "5~5~5"
SaveName "ScopeData4"
DataFormat "StructureWithTime"
}
Line {
SrcBlock "In3"
SrcPort 1
DstBlock "Gateway Out5"
DstPort 1
}
Line {
SrcBlock "In2"
SrcPort 1
DstBlock "Gateway Out3"
DstPort 1
}
Line {
SrcBlock "In1"
SrcPort 1
DstBlock "Gateway Out4"
DstPort 1
}
Line {
SrcBlock "Gateway Out5"
SrcPort 1
DstBlock "interpolate"
DstPort 3
}
Line {
SrcBlock "Gateway Out3"
SrcPort 1
DstBlock "interpolate"
DstPort 2
}
Line {
SrcBlock "Gateway Out4"
SrcPort 1
DstBlock "interpolate"
DstPort 1
}
}
}
Block {
BlockType Outport
Name "Out1"
Position [830, 183, 860, 197]
}
Line {
SrcBlock "Convert"
SrcPort 1
DstBlock "Out1"
DstPort 1
}
Line {
SrcBlock "Mux"
SrcPort 1
Points [15, 0]
Branch {
Points [0, 245]
DstBlock "lookit"
DstPort 1
}
Branch {
DstBlock "Slice"
DstPort 1
}
}
Line {
SrcBlock "Counter"
SrcPort 1
DstBlock "Mux"
DstPort 1
}
Line {
SrcBlock "Up Sample1"
SrcPort 1
Points [15, 0]
Branch {
Points [0, 185]
DstBlock "lookit"
DstPort 3
}
Branch {
DstBlock "Mux"
DstPort 3
}
}
Line {
SrcBlock "Up Sample"
SrcPort 1
Points [25, 0]
Branch {
Points [0, 265]
DstBlock "lookit"
DstPort 2
}
Branch {
DstBlock "Mux"
DstPort 2
}
}
Line {
SrcBlock "FIR1"
SrcPort 1
DstBlock "Up Sample1"
DstPort 1
}
Line {
SrcBlock "FIR"
SrcPort 1
DstBlock "Up Sample"
DstPort 1
}
Line {
SrcBlock "Register"
SrcPort 1
Points [0, 0; 50, 0]
Branch {
Points [0, 100]
DstBlock "FIR1"
DstPort 1
}
Branch {
DstBlock "FIR"
DstPort 1
}
}
Line {
SrcBlock "In1"
SrcPort 1
DstBlock "Register"
DstPort 1
}
Line {
SrcBlock "Slice"
SrcPort 1
DstBlock "Convert"
DstPort 1
}
}
}
Block {
BlockType Outport
Name "Y_4o"
Position [150, 43, 180, 57]
}
Block {
BlockType Outport
Name "Cb_4o"
Position [150, 138, 180, 152]
Port "2"
}
Block {
BlockType Outport
Name "Cr_4o"
Position [150, 273, 180, 287]
Port "3"
}
Line {
SrcBlock "Y_4i"
SrcPort 1
DstBlock "Delay"
DstPort 1
}
Line {
SrcBlock "Cb_2i"
SrcPort 1
DstBlock "Poynton\nFilter\nChroma\nInterpolate"
DstPort 1
}
Line {
SrcBlock "Poynton\nFilter\nChroma\nInterpolate"
SrcPort 1
DstBlock "Cb_4o"
DstPort 1
}
Line {
SrcBlock "Cr_2i"
SrcPort 1
DstBlock "Poynton\nFilter\nChroma\nInterpolate1"
DstPort 1
}
Line {
SrcBlock "Poynton\nFilter\nChroma\nInterpolate1"
SrcPort 1
DstBlock "Cr_4o"
DstPort 1
}
Line {
SrcBlock "Delay"
SrcPort 1
DstBlock "Y_4o"
DstPort 1
}
}
}
Block {
BlockType SubSystem
Name "YCbCr\n444_to_422\nPoynton"
Ports [3, 3]
Position [545, 165, 605, 365]
BackgroundColor "red"
TreatAsAtomicUnit off
System {
Name "YCbCr\n444_to_422\nPoynton"
Location [202, 82, 1014, 744]
Open off
ModelBrowserVisibility on
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "usletter"
PaperUnits "inches"
ZoomFactor "100"
Block {
BlockType Inport
Name "Y_4i"
Position [25, 43, 55, 57]
}
Block {
BlockType Inport
Name "Cb_4i"
Position [25, 118, 55, 132]
Port "2"
}
Block {
BlockType Inport
Name "Cr_4i"
Position [25, 193, 55, 207]
Port "3"
}
Block {
BlockType Reference
Name "Delay"
Ports [1, 1]
Position [80, 27, 125, 73]
SourceBlock "xbsIndex_r3/Delay"
SourceType "Xilinx Delay Block"
latency "29"
reg_retiming off
explicit_period off
period "1"
en off
accept_only_valid off
init_zero on
dbl_ovrd off
show_param off
xl_area "[0, 0, 0, 0, 0, 0, 0]"
xl_use_area off
}
Block {
BlockType SubSystem
Name "Poynton\nFilter\nChroma"
Ports [1, 1]
Position [85, 95, 125, 155]
TreatAsAtomicUnit off
System {
Name "Poynton\nFilter\nChroma"
Location [202, 82, 1014, 722]
Open off
ModelBrowserVisibility on
ModelBrowserWidth 200
ScreenColor "white"
PaperOrientation "landscape"
PaperPositionMode "auto"
PaperType "usletter"
PaperUnits "inches"
ZoomFactor "77"
Block {
BlockType Inport
Name "In1"
Position [245, 38, 275, 52]
}
Block {
BlockType Reference
Name "AddSub"
Ports [2, 1]
Position [705, 92, 755, 143]
SourceBlock "xbsIndex_r3/AddSub"
SourceType "Xilinx Adder/Subtractor"
mode "Addition"
precision "Full"
arith_type "Unsigned"
n_bits "8"
bin_pt "2"
quantization "Truncate"
overflow "Wrap"
latency "1"
explicit_period off
period "1"
use_carryin off
use_carryout off
en off
dbl_ovrd off
show_param off
use_core on
pipeline off
use_rpm on
gen_core off
xl_area "[0, 0, 0, 0, 0, 0, 0]"
xl_use_area off
}
Block {
BlockType Reference
Name "Convert"
Ports [1, 1]
Position [120, 155, 165, 185]
SourceBlock "xbsIndex_r3/Convert"
SourceType "Xilinx Converter Block"
arith_type "Boolean"
n_bits "8"
bin_pt "6"
quantization "Truncate"
overflow "Wrap"
latency "0"
explicit_period off
period "1"
dbl_ovrd off
show_param off
inserted_by_tool off
xl_area "[0, 0, 0, 0, 0, 0, 0]"
xl_use_area off
}
Block {
BlockType Reference
Name "Counter"
Ports [0, 1]
Position [25, 145, 75, 195]
SourceBlock "xbsIndex_r3/Counter"
SourceType "Xilinx Counter Block"
cnt_type "Free Running"
n_bits "1"
bin_pt "0"
arith_type "Unsigned"
start_count "0"
cnt_to "Inf"
cnt_by_val "1"
operation "Up"
explicit_period off
period "1"
load_pin off
rst off
en off
dbl_ovrd off
show_param off
use_rpm on
gen_core off
xl_area "[0, 0, 0, 0, 0, 0, 0]"
xl_use_area off
}
Block {
BlockType Reference
Name "Down Sample1"
Ports [1, 1]
Position [450, 36, 495, 84]
SourceBlock "xbsIndex_r3/Down Sample"
SourceType "Xilinx Down Sampling Block"
sample_ratio "2"
sample_phase "Last Value of Frame (most efficient)"
latency "1"
en off
dbl_ovrd off
show_param off
xl_area ⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -