⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 x444_to_422_to_444_poynton.mdl

📁 用于视频压缩编码中的RGB信号到色差信号变换的VHDL程序
💻 MDL
📖 第 1 页 / 共 5 页
字号:
	  BlockType		  Reference
	  Name			  "Resource Estimator"
	  Tag			  "resEstTag"
	  Ports			  []
	  Position		  [673, 428, 726, 481]
	  ShowName		  off
	  AttributesFormatString  "Resource\\nEstimator"
	  FontName		  "Arial"
	  SourceBlock		  "xbsIndex_r3/Resource Estimator"
	  SourceType		  "Xilinx Resource Estimator Block"
	  xl_estimator_area	  "[305 311 0 556 0 0 0]"
	  xl_use_estimator_area	  off
	  simulink_period	  "1/9"
	  mrp_directory		  "C:\\donow\\monique\\x444_to_422"
	}
	Block {
	  BlockType		  Reference
	  Name			  "c_resol_value"
	  Ports			  [0, 1]
	  Position		  [400, 100, 445, 130]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "c_resol"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "1"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  on
	}
	Block {
	  BlockType		  Reference
	  Name			  "o_resol_value"
	  Ports			  [0, 1]
	  Position		  [400, 150, 445, 180]
	  SourceBlock		  "xbsIndex_r3/Constant"
	  SourceType		  "Xilinx Constant Block"
	  const			  "o_resol"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "1"
	  explicit_period	  off
	  period		  "1"
	  dbl_ovrd		  on
	}
	Block {
	  BlockType		  Outport
	  Name			  "Y"
	  Position		  [555, 248, 585, 262]
	}
	Block {
	  BlockType		  Outport
	  Name			  "Cb"
	  Position		  [555, 553, 585, 567]
	  Port			  "2"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Cr"
	  Position		  [555, 858, 585, 872]
	  Port			  "3"
	}
	Line {
	  SrcBlock		  "AddSub8"
	  SrcPort		  1
	  DstBlock		  "Cr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub5"
	  SrcPort		  1
	  DstBlock		  "Cb"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub6"
	  SrcPort		  1
	  Points		  [10, 0; 0, -55]
	  DstBlock		  "AddSub8"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AddSub7"
	  SrcPort		  1
	  Points		  [5, 0; 0, 55]
	  DstBlock		  "AddSub8"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CMult8"
	  SrcPort		  1
	  Points		  [15, 0; 0, -20]
	  DstBlock		  "AddSub6"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CMult7"
	  SrcPort		  1
	  Points		  [15, 0; 0, 30]
	  DstBlock		  "AddSub6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CMult6"
	  SrcPort		  1
	  DstBlock		  "AddSub7"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant2"
	  SrcPort		  1
	  Points		  [20, 0; 0, 55]
	  DstBlock		  "AddSub7"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub3"
	  SrcPort		  1
	  Points		  [10, 0; 0, -55]
	  DstBlock		  "AddSub5"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AddSub4"
	  SrcPort		  1
	  Points		  [5, 0; 0, 55]
	  DstBlock		  "AddSub5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CMult5"
	  SrcPort		  1
	  Points		  [15, 0; 0, -20]
	  DstBlock		  "AddSub3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CMult4"
	  SrcPort		  1
	  Points		  [15, 0; 0, 30]
	  DstBlock		  "AddSub3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CMult3"
	  SrcPort		  1
	  DstBlock		  "AddSub4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant1"
	  SrcPort		  1
	  Points		  [20, 0; 0, 55]
	  DstBlock		  "AddSub4"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub2"
	  SrcPort		  1
	  DstBlock		  "Y"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  Points		  [10, 0; 0, -55]
	  DstBlock		  "AddSub2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "AddSub1"
	  SrcPort		  1
	  Points		  [5, 0; 0, 55]
	  DstBlock		  "AddSub2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CMult2"
	  SrcPort		  1
	  Points		  [15, 0; 0, -20]
	  DstBlock		  "AddSub"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "CMult1"
	  SrcPort		  1
	  Points		  [15, 0; 0, 30]
	  DstBlock		  "AddSub"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "CMult"
	  SrcPort		  1
	  DstBlock		  "AddSub1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [20, 0; 0, 55]
	  DstBlock		  "AddSub1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "B"
	  SrcPort		  1
	  Points		  [55, 0]
	  Branch {
	    Points		    [0, 150]
	    Branch {
	      Points		      [0, 460]
	      DstBlock		      "CMult8"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "CMult3"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "CMult2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "G"
	  SrcPort		  1
	  Points		  [10, 0]
	  Branch {
	    Points		    [0, 380]
	    Branch {
	      Points		      [0, 230]
	      DstBlock		      "CMult7"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "CMult5"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "CMult1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "R"
	  SrcPort		  1
	  Points		  [35, 0]
	  Branch {
	    Points		    [0, 385]
	    Branch {
	      DstBlock		      "CMult4"
	      DstPort		      1
	    }
	    Branch {
	      Points		      [0, 225]
	      DstBlock		      "CMult6"
	      DstPort		      1
	    }
	  }
	  Branch {
	    DstBlock		    "CMult"
	    DstPort		    1
	  }
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Signal From\nWorkspace"
      Ports		      [0, 1]
      Position		      [15, 182, 140, 218]
      SourceBlock	      "dspsrcs4/Signal From\nWorkspace"
      SourceType	      "Signal From Workspace"
      X			      "double(fpga_input_red)"
      Ts		      "System_Period"
      nsamps		      "1"
      OutputAfterFinalValue   "Setting to zero"
    }
    Block {
      BlockType		      Reference
      Name		      "Signal From\nWorkspace1"
      Ports		      [0, 1]
      Position		      [15, 247, 140, 283]
      SourceBlock	      "dspsrcs4/Signal From\nWorkspace"
      SourceType	      "Signal From Workspace"
      X			      "double(fpga_input_grn)"
      Ts		      "System_Period"
      nsamps		      "1"
      OutputAfterFinalValue   "Setting to zero"
    }
    Block {
      BlockType		      Reference
      Name		      "Signal From\nWorkspace2"
      Ports		      [0, 1]
      Position		      [15, 312, 140, 348]
      SourceBlock	      "dspsrcs4/Signal From\nWorkspace"
      SourceType	      "Signal From Workspace"
      X			      "double(fpga_input_blu)"
      Ts		      "System_Period"
      nsamps		      "1"
      OutputAfterFinalValue   "Setting to zero"
    }
    Block {
      BlockType		      SubSystem
      Name		      "YCbCr\n422_to_444\nPoynton"
      Ports		      [3, 3]
      Position		      [780, 167, 850, 363]
      BackgroundColor	      "red"
      TreatAsAtomicUnit	      off
      System {
	Name			"YCbCr\n422_to_444\nPoynton"
	Location		[202, 82, 1014, 727]
	Open			off
	ModelBrowserVisibility	on
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "Y_4i"
	  Position		  [25, 43, 55, 57]
	}
	Block {
	  BlockType		  Inport
	  Name			  "Cb_2i"
	  Position		  [25, 138, 55, 152]
	  Port			  "2"
	}
	Block {
	  BlockType		  Inport
	  Name			  "Cr_2i"
	  Position		  [25, 273, 55, 287]
	  Port			  "3"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Delay"
	  Ports			  [1, 1]
	  Position		  [80, 27, 125, 73]
	  SourceBlock		  "xbsIndex_r3/Delay"
	  SourceType		  "Xilinx Delay Block"
	  latency		  "1+34"
	  reg_retiming		  off
	  explicit_period	  off
	  period		  "1"
	  en			  off
	  accept_only_valid	  off
	  init_zero		  on
	  dbl_ovrd		  off
	  show_param		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  xl_use_area		  off
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "Poynton\nFilter\nChroma\nInterpolate"
	  Ports			  [1, 1]
	  Position		  [80, 115, 120, 175]
	  TreatAsAtomicUnit	  off
	  System {
	    Name		    "Poynton\nFilter\nChroma\nInterpolate"
	    Location		    [214, 82, 1014, 722]
	    Open		    off
	    ModelBrowserVisibility  on
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    ZoomFactor		    "93"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      Position		      [75, 183, 105, 197]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Convert"
	      Ports		      [1, 1]
	      Position		      [760, 175, 805, 205]
	      SourceBlock	      "xbsIndex_r3/Convert"
	      SourceType	      "Xilinx Converter Block"
	      arith_type	      "Unsigned"
	      n_bits		      "8"
	      bin_pt		      "0"
	      quantization	      "Truncate"
	      overflow		      "Saturate"
	      latency		      "0"
	      explicit_period	      off
	      period		      "1"
	      dbl_ovrd		      off
	      show_param	      off
	      inserted_by_tool	      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Counter"
	      Ports		      [0, 1]
	      Position		      [350, 65, 400, 115]
	      SourceBlock	      "xbsIndex_r3/Counter"
	      SourceType	      "Xilinx Counter Block"
	      cnt_type		      "Free Running"
	      n_bits		      "1"
	      bin_pt		      "0"
	      arith_type	      "Unsigned"
	      start_count	      "0"
	      cnt_to		      "Inf"
	      cnt_by_val	      "1"
	      operation		      "Up"
	      explicit_period	      off
	      period		      "1"
	      load_pin		      off
	      rst		      off
	      en		      off
	      dbl_ovrd		      off
	      show_param	      off
	      use_rpm		      on
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FIR"
	      Ports		      [1, 1]
	      Position		      [345, 159, 410, 221]
	      SourceBlock	      "xbsIndex_r3/FIR"
	      SourceType	      "Xilinx Finite Impulse Response Filter"
	      coef		      "[-1 3 -6 12 -24 80 128 80 -24 12 -6 3 -"
"1]"
	      structure		      "Inferred from Coefficients"
	      coef_n_bits	      "9"
	      coef_bin_pt	      "0"
	      coef_arith_type	      "Signed  (2's complement)"
	      num_channels	      "1"
	      serial_input	      off
	      polyphase_behavior      "Single Rate:  sample in - sample out"
	      latency		      "10"
	      over_sample	      "9"
	      explicit_period	      off
	      period		      "1"
	      reload		      off
	      valids		      off
	      dbl_ovrd		      off
	      show_param	      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "FIR1"
	      Ports		      [1, 1]
	      Position		      [345, 259, 410, 321]
	      SourceBlock	      "xbsIndex_r3/FIR"
	      SourceType	      "Xilinx Finite Impulse Response Filter"
	      coef		      "[2 -3 5 -12 24 112 112 24 -12 5 -3 2]"
	      structure		      "Inferred from Coefficients"
	      coef_n_bits	      "9"
	      coef_bin_pt	      "0"
	      coef_arith_type	      "Signed  (2's complement)"
	      num_channels	      "1"
	      serial_input	      off
	      polyphase_behavior      "Single Rate:  sample in - sample out"
	      latency		      "10"
	      over_sample	      "9"
	      explicit_period	      off
	      period		      "1"
	      reload		      off
	      valids		      off
	      dbl_ovrd		      off
	      show_param	      off
	      gen_core		      off
	      xl_area		      "[0, 0, 0, 0, 0, 0, 0]"
	      xl_use_area	      off
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "Mux"
	      Ports		      [3, 1]
	      Position		      [565, 38, 630, 342]
	      FontSize		      10
	      SourceBlock	      "xbsIndex_r3/Mux"
	      SourceType	      "Xilinx Multiplexer Block"
	      inputs		      "2"
	      precision		      "Full"
	      arith_type	      "Signed  (2's comp)"
	      n_bits		      "8"
	      bin_pt		      "2"
	      quantization	      "Truncate"
	      overflow		      "Wrap"
	      latency		      "0"

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -