cl1nand2.vhd

利用VHDL编写的counter程序

----------------------------------------------------------------------------------
 
-- 
-- Create Date:    17:06:50 09/23/2008 
-- Design Name:    Chu Kuang Liu
-- Module Name:    cl1nand2 - Behavioral 
-- Affiliation: Prairie View A&M University
-- Course: ELEG6103

-- Description: 2 input nand gate, behavioral VHDL

-- Revision: 
-- Revision 0.01 - File Created
-- Additional Comments: 
--
----------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

---- Uncomment the following library declaration if instantiating
---- any Xilinx primitives in this code.
--library UNISIM;
--use UNISIM.VComponents.all;

entity cl1nand2 is
    Port ( a : in  STD_LOGIC;
           b : in  STD_LOGIC;
           z : out  STD_LOGIC);
end cl1nand2;

architecture Behavioral of cl1nand2 is

begin

z<=(not(a and b)) after 111ps; 

end Behavioral;