vhdl2.sim.qmsg

程序提供了一种高效简单的38译码器的算法

{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Simulator Quartus II " "Info: Running Quartus II Simulator" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 6.0 Build 178 04/27/2006 SJ Full Version " "Info: Version 6.0 Build 178 04/27/2006 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 03 00:16:43 2008 " "Info: Processing started: Thu Jan 03 00:16:43 2008" {  } {  } 0 0 "Processing started: %1!s!" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sim --read_settings_files=on --write_settings_files=off Vhdl2 -c Vhdl2 " "Info: Command: quartus_sim --read_settings_files=on --write_settings_files=off Vhdl2 -c Vhdl2" {  } {  } 0 0 "Command: %1!s!" 0 0}
{ "Info" "IEDS_MAX_TRANSITION_COUNT" "" "Info: Option to preserve fewer signal transitions to reduce memory requirements is enabled" { { "Info" "IEDS_MAX_TRANSITION_COUNT_EXP" "" "Info: Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." {  } {  } 0 0 "Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements." 0 0}  } {  } 0 0 "Option to preserve fewer signal transitions to reduce memory requirements is enabled" 0 0}
{ "Warning" "WEDS_GLITCH_DETECTED" "25.37 ns 0.09 ns \|Vhdl2\|y~112 " "Warning: Found glitch at time 25.37 ns of duration 0.09 ns on node \"\|Vhdl2\|y~112\"" {  } {  } 0 0 "Found glitch at time %1!s! of duration %2!s! on node \"%3!s!\"" 0 0}
{ "Warning" "WEDS_GLITCH_DETECTED" "28.91 ns 0.09 ns \|Vhdl2\|y\[0\] " "Warning: Found glitch at time 28.91 ns of duration 0.09 ns on node \"\|Vhdl2\|y\[0\]\"" {  } {  } 0 0 "Found glitch at time %1!s! of duration %2!s! on node \"%3!s!\"" 0 0}
{ "Warning" "WEDS_GLITCH_DETECTED" "45.37 ns 0.21 ns \|Vhdl2\|y~119 " "Warning: Found glitch at time 45.37 ns of duration 0.21 ns on node \"\|Vhdl2\|y~119\"" {  } {  } 0 0 "Found glitch at time %1!s! of duration %2!s! on node \"%3!s!\"" 0 0}
{ "Warning" "WEDS_GLITCH_DETECTED" "45.37 ns 0.09 ns \|Vhdl2\|y~118 " "Warning: Found glitch at time 45.37 ns of duration 0.09 ns on node \"\|Vhdl2\|y~118\"" {  } {  } 0 0 "Found glitch at time %1!s! of duration %2!s! on node \"%3!s!\"" 0 0}
{ "Warning" "WEDS_GLITCH_DETECTED" "48.5 ns 0.09 ns \|Vhdl2\|y\[6\] " "Warning: Found glitch at time 48.5 ns of duration 0.09 ns on node \"\|Vhdl2\|y\[6\]\"" {  } {  } 0 0 "Found glitch at time %1!s! of duration %2!s! on node \"%3!s!\"" 0 0}
{ "Warning" "WEDS_GLITCH_DETECTED" "48.92 ns 0.21 ns \|Vhdl2\|y\[7\] " "Warning: Found glitch at time 48.92 ns of duration 0.21 ns on node \"\|Vhdl2\|y\[7\]\"" {  } {  } 0 0 "Found glitch at time %1!s! of duration %2!s! on node \"%3!s!\"" 0 0}
{ "Warning" "WEDS_GLITCH_DETECTED" "65.38 ns 0.09 ns \|Vhdl2\|y~116 " "Warning: Found glitch at time 65.38 ns of duration 0.09 ns on node \"\|Vhdl2\|y~116\"" {  } {  } 0 0 "Found glitch at time %1!s! of duration %2!s! on node \"%3!s!\"" 0 0}
{ "Warning" "WEDS_GLITCH_DETECTED" "68.87 ns 0.09 ns \|Vhdl2\|y\[4\] " "Warning: Found glitch at time 68.87 ns of duration 0.09 ns on node \"\|Vhdl2\|y\[4\]\"" {  } {  } 0 0 "Found glitch at time %1!s! of duration %2!s! on node \"%3!s!\"" 0 0}
{ "Warning" "WEDS_GLITCH_DETECTED" "85.37 ns 0.21 ns \|Vhdl2\|y~115 " "Warning: Found glitch at time 85.37 ns of duration 0.21 ns on node \"\|Vhdl2\|y~115\"" {  } {  } 0 0 "Found glitch at time %1!s! of duration %2!s! on node \"%3!s!\"" 0 0}
{ "Warning" "WEDS_GLITCH_DETECTED" "85.37 ns 0.09 ns \|Vhdl2\|y~114 " "Warning: Found glitch at time 85.37 ns of duration 0.09 ns on node \"\|Vhdl2\|y~114\"" {  } {  } 0 0 "Found glitch at time %1!s! of duration %2!s! on node \"%3!s!\"" 0 0}
{ "Warning" "WEDS_GLITCH_DETECTED" "88.5 ns 0.09 ns \|Vhdl2\|y\[2\] " "Warning: Found glitch at time 88.5 ns of duration 0.09 ns on node \"\|Vhdl2\|y\[2\]\"" {  } {  } 0 0 "Found glitch at time %1!s! of duration %2!s! on node \"%3!s!\"" 0 0}
{ "Warning" "WEDS_GLITCH_DETECTED" "88.86 ns 0.21 ns \|Vhdl2\|y\[3\] " "Warning: Found glitch at time 88.86 ns of duration 0.21 ns on node \"\|Vhdl2\|y\[3\]\"" {  } {  } 0 0 "Found glitch at time %1!s! of duration %2!s! on node \"%3!s!\"" 0 0}
{ "Info" "IEDS_SUB_SIMULATION_COUNT" "1 " "Info: Simulation partitioned into 1 sub-simulations" {  } {  } 0 0 "Simulation partitioned into %1!d! sub-simulations" 0 0}
{ "Info" "ISIM_SIM_SIMULATION_COVERAGE" "     82.61 % " "Info: Simulation coverage is      82.61 %" {  } {  } 0 0 "Simulation coverage is %1!s!" 0 0}
{ "Info" "ISIM_SIM_NUMBER_OF_TRANSITION" "76 " "Info: Number of transitions in simulation is 76" {  } {  } 0 0 "Number of transitions in simulation is %1!s!" 0 0}
{ "Info" "ISDB_SDB_PROMOTE_WRITE_BINARY_VECTOR" "Vhdl2.sim.vwf " "Info: Vector file Vhdl2.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." {  } {  } 0 0 "Vector file %1!s! is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help." 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Simulator 0 s 12 s Quartus II " "Info: Quartus II Simulator was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 03 00:16:43 2008 " "Info: Processing ended: Thu Jan 03 00:16:43 2008" {  } {  } 0 0 "Processing ended: %1!s!" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0}