transcript

RISC状态机由三个功能单元构成：处理器、控制器和存储器。 RISC状态机经优化可实现高效的流水线操作。 RISC 中的数据线为16位。 在数据存储器中的0到15的位置放置16个随机数

# Reading D:/program file/tcl/vsim/pref.tcl 
# //  ModelSim SE 6.3c Sep 11 2007 
# //
# //  Copyright 1991-2007 Mentor Graphics Corporation
# //              All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND 
# //  PROPRIETARY INFORMATION WHICH IS THE PROPERTY
# //  OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
# //  AND IS SUBJECT TO LICENSE TERMS.
# //
# OpenFile E:/summer_intern/code/7_15/3/risc.mpf 
# Loading project risc
# Compile of test_RISC_SPM.v was successful.
vsim -gui -novopt work.test_RISC_SPM
# vsim -gui -novopt work.test_RISC_SPM 
# Refreshing E:\summer_intern\code\7_15\3\work.test_RISC_SPM
# Loading work.test_RISC_SPM
# Refreshing E:\summer_intern\code\7_15\3\work.Clock_Unit
# Loading work.Clock_Unit
# Refreshing E:\summer_intern\code\7_15\3\work.RISC_SPM
# Loading work.RISC_SPM
# Refreshing E:\summer_intern\code\7_15\3\work.Processing_Unit
# Loading work.Processing_Unit
# Refreshing E:\summer_intern\code\7_15\3\work.Register_Unit
# Loading work.Register_Unit
# Refreshing E:\summer_intern\code\7_15\3\work.D_flop
# Loading work.D_flop
# Refreshing E:\summer_intern\code\7_15\3\work.Address_Register
# Loading work.Address_Register
# Refreshing E:\summer_intern\code\7_15\3\work.Instruction_Register
# Loading work.Instruction_Register
# Refreshing E:\summer_intern\code\7_15\3\work.Program_Counter
# Loading work.Program_Counter
# Refreshing E:\summer_intern\code\7_15\3\work.Multiplexer_5ch
# Loading work.Multiplexer_5ch
# Refreshing E:\summer_intern\code\7_15\3\work.Multiplexer_3ch
# Loading work.Multiplexer_3ch
# Refreshing E:\summer_intern\code\7_15\3\work.Alu_RISC
# Loading work.Alu_RISC
# Refreshing E:\summer_intern\code\7_15\3\work.Control_Unit
# Loading work.Control_Unit
# Refreshing E:\summer_intern\code\7_15\3\work.Memory_Unit
# Loading work.Memory_Unit
add wave -r /*
run
# ** Note: $finish    : E:/summer_intern/code/7_15/3/test_RISC_SPM.v(44)
#    Time: 2800 ns  Iteration: 0  Instance: /test_RISC_SPM
# 1
# Break in Module test_RISC_SPM at E:/summer_intern/code/7_15/3/test_RISC_SPM.v line 44
# Compile of test_RISC_SPM.v was successful.
# Compile of Address_Register.v was successful.
# Compile of Alu_RISC.v was successful.
# Compile of Clock_Unit .v was successful.
# Compile of Control_Unit.v was successful.
# Compile of D_flop.v was successful.
# Compile of Instruction_Register.v failed with 1 errors.
# Compile of Memory_Unit.v was successful.
# Compile of Multiplexer_3ch.v was successful.
# Compile of Multiplexer_5ch.v was successful.
# Compile of Processing_Unit.v was successful.
# Compile of Program_Counter.v was successful.
# Compile of Register_Unit.v was successful.
# Compile of RSIC_SPM.v was successful.
# 14 compiles, 1 failed with 1 error. 
# Compile of test_RISC_SPM.v was successful.
# Compile of Address_Register.v was successful.
# Compile of Alu_RISC.v was successful.
# Compile of Clock_Unit .v was successful.
# Compile of Control_Unit.v was successful.
# Compile of D_flop.v was successful.
# Compile of Instruction_Register.v was successful.
# Compile of Memory_Unit.v was successful.
# Compile of Multiplexer_3ch.v was successful.
# Compile of Multiplexer_5ch.v was successful.
# Compile of Processing_Unit.v was successful.
# Compile of Program_Counter.v was successful.
# Compile of Register_Unit.v was successful.
# Compile of RSIC_SPM.v was successful.
# 14 compiles, 0 failed with no errors. 
vsim -gui -novopt work.test_RISC_SPM
# vsim -gui -novopt work.test_RISC_SPM 
# Refreshing E:\summer_intern\code\7_15\3\work.test_RISC_SPM
# Loading work.test_RISC_SPM
# Refreshing E:\summer_intern\code\7_15\3\work.Clock_Unit
# Loading work.Clock_Unit
# Refreshing E:\summer_intern\code\7_15\3\work.RISC_SPM
# Loading work.RISC_SPM
# Refreshing E:\summer_intern\code\7_15\3\work.Processing_Unit
# Loading work.Processing_Unit
# Refreshing E:\summer_intern\code\7_15\3\work.Register_Unit
# Loading work.Register_Unit
# Refreshing E:\summer_intern\code\7_15\3\work.D_flop
# Loading work.D_flop
# Refreshing E:\summer_intern\code\7_15\3\work.Address_Register
# Loading work.Address_Register
# Refreshing E:\summer_intern\code\7_15\3\work.Instruction_Register
# Loading work.Instruction_Register
# Refreshing E:\summer_intern\code\7_15\3\work.Program_Counter
# Loading work.Program_Counter
# Refreshing E:\summer_intern\code\7_15\3\work.Multiplexer_5ch
# Loading work.Multiplexer_5ch
# Refreshing E:\summer_intern\code\7_15\3\work.Multiplexer_3ch
# Loading work.Multiplexer_3ch
# Refreshing E:\summer_intern\code\7_15\3\work.Alu_RISC
# Loading work.Alu_RISC
# Refreshing E:\summer_intern\code\7_15\3\work.Control_Unit
# Loading work.Control_Unit
# Refreshing E:\summer_intern\code\7_15\3\work.Memory_Unit
# Loading work.Memory_Unit
add wave -r /*