⭐ 欢迎来到虫虫下载站！ | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站
📤 上传资源

📄 i2c_altera.fit.qmsg

📁 AV视频信号输入后
💻 QMSG
📖 第 1 页 / 共 5 页
字号:
🔍
12345 
{ "Info" "IFSAC_FSAC_PINS_MISSING_LOCATION_INFO" "1 23 " "Info: No exact pin location assignment(s) for 1 pins of 23 total pins" { { "Info" "IFSAC_FSAC_PIN_MISSING_LOCATION_INFO" "VD_HS " "Info: Pin VD_HS not assigned to an exact location on the device" {  } { { "I2C_ALTERA.bdf" "" { Schematic "E:/code/EP2C20/vbuffer1/I2C_ALTERA.bdf" { { 920 1680 1848 936 "VD_HS" "" } } } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "VD_HS" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { VD_HS } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { VD_HS } "NODE_NAME" } }  } 0}  } {  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PCLK (placed in PIN A12 (CLK9, LVDSCLK4p, Input)) " "Info: Automatically promoted node PCLK (placed in PIN A12 (CLK9, LVDSCLK4p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0}  } { { "I2C_ALTERA.bdf" "" { Schematic "E:/code/EP2C20/vbuffer1/I2C_ALTERA.bdf" { { 832 1680 1848 848 "PCLK" "" } } } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "PCLK" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { PCLK } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { PCLK } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "SYSCLK (placed in PIN W12 (CLK13, LVDSCLK6p, Input)) " "Info: Automatically promoted node SYSCLK (placed in PIN W12 (CLK13, LVDSCLK6p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G14 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G14" {  } {  } 0}  } { { "I2C_ALTERA.bdf" "" { Schematic "E:/code/EP2C20/vbuffer1/I2C_ALTERA.bdf" { { 1528 160 328 1544 "SYSCLK" "" } } } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "SYSCLK" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { SYSCLK } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { SYSCLK } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0}  } { { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "altera_internal_jtag~TDO" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Led_run:inst21\|Mega_cnt\[0\]  " "Info: Automatically promoted node Led_run:inst21\|Mega_cnt\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: The following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Led_run:inst21\|Mega_cnt\[0\]~192 " "Info: Destination node Led_run:inst21\|Mega_cnt\[0\]~192" {  } { { "Led_run.v" "" { Text "E:/code/EP2C20/vbuffer1/Led_run.v" 7 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Led_run:inst21\|Mega_cnt\[0\]~192" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { Led_run:inst21|Mega_cnt[0]~192 } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { Led_run:inst21|Mega_cnt[0]~192 } "NODE_NAME" } }  } 0}  } {  } 0}  } { { "Led_run.v" "" { Text "E:/code/EP2C20/vbuffer1/Led_run.v" 7 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Led_run:inst21\|Mega_cnt\[0\]" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { Led_run:inst21|Mega_cnt[0] } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { Led_run:inst21|Mega_cnt[0] } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Led_run:inst21\|Mega_cnt\[23\]  " "Info: Automatically promoted node Led_run:inst21\|Mega_cnt\[23\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: The following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Led_run:inst21\|Mega_cnt\[23\]~238 " "Info: Destination node Led_run:inst21\|Mega_cnt\[23\]~238" {  } { { "Led_run.v" "" { Text "E:/code/EP2C20/vbuffer1/Led_run.v" 7 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Led_run:inst21\|Mega_cnt\[23\]~238" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { Led_run:inst21|Mega_cnt[23]~238 } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { Led_run:inst21|Mega_cnt[23]~238 } "NODE_NAME" } }  } 0}  } {  } 0}  } { { "Led_run.v" "" { Text "E:/code/EP2C20/vbuffer1/Led_run.v" 7 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "Led_run:inst21\|Mega_cnt\[23\]" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { Led_run:inst21|Mega_cnt[23] } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { Led_run:inst21|Mega_cnt[23] } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|reset_all  " "Info: Automatically promoted node sld_signaltap:auto_signaltap_0\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: The following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~29 " "Info: Destination node sld_signaltap:auto_signaltap_0\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~29" {  } { { "sld_acquisition_buffer.vhd" "" { Text "c:/altera/quartus50/libraries/megafunctions/sld_acquisition_buffer.vhd" 415 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~29" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~29 } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~29 } "NODE_NAME" } }  } 0}  } {  } 0}  } { { "sld_signaltap.vhd" "" { Text "c:/altera/quartus50/libraries/megafunctions/sld_signaltap.vhd" 415 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "sld_signaltap:auto_signaltap_0\|reset_all" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { sld_signaltap:auto_signaltap_0|reset_all } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { sld_signaltap:auto_signaltap_0|reset_all } "NODE_NAME" } }  } 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "filter:inst8\|rst_out  " "Info: Automatically promoted node filter:inst8\|rst_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: The following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_cmd:inst\|cmd_stop " "Info: Destination node i2c_cmd:inst\|cmd_stop" {  } { { "i2c_cmd.v" "" { Text "E:/code/EP2C20/vbuffer1/i2c_cmd.v" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "i2c_cmd:inst\|cmd_stop" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { i2c_cmd:inst|cmd_stop } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { i2c_cmd:inst|cmd_stop } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_cmd:inst\|execute " "Info: Destination node i2c_cmd:inst\|execute" {  } { { "i2c_cmd.v" "" { Text "E:/code/EP2C20/vbuffer1/i2c_cmd.v" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "i2c_cmd:inst\|execute" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { i2c_cmd:inst|execute } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { i2c_cmd:inst|execute } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_cmd:inst\|cmd_start " "Info: Destination node i2c_cmd:inst\|cmd_start" {  } { { "i2c_cmd.v" "" { Text "E:/code/EP2C20/vbuffer1/i2c_cmd.v" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "i2c_cmd:inst\|cmd_start" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { i2c_cmd:inst|cmd_start } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { i2c_cmd:inst|cmd_start } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_cmd:inst\|cmd_send " "Info: Destination node i2c_cmd:inst\|cmd_send" {  } { { "i2c_cmd.v" "" { Text "E:/code/EP2C20/vbuffer1/i2c_cmd.v" 9 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "i2c_cmd:inst\|cmd_send" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { i2c_cmd:inst|cmd_send } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { i2c_cmd:inst|cmd_send } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_cmd:inst\|i2c_data_t\[7\] " "Info: Destination node i2c_cmd:inst\|i2c_data_t\[7\]" {  } { { "i2c_cmd.v" "" { Text "E:/code/EP2C20/vbuffer1/i2c_cmd.v" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "i2c_cmd:inst\|i2c_data_t\[7\]" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { i2c_cmd:inst|i2c_data_t[7] } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { i2c_cmd:inst|i2c_data_t[7] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_cmd:inst\|STATE.GEN_P " "Info: Destination node i2c_cmd:inst\|STATE.GEN_P" {  } { { "i2c_cmd.v" "" { Text "E:/code/EP2C20/vbuffer1/i2c_cmd.v" 23 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "i2c_cmd:inst\|STATE.GEN_P" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { i2c_cmd:inst|STATE.GEN_P } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { i2c_cmd:inst|STATE.GEN_P } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_cmd:inst\|STATE.GEN_S " "Info: Destination node i2c_cmd:inst\|STATE.GEN_S" {  } { { "i2c_cmd.v" "" { Text "E:/code/EP2C20/vbuffer1/i2c_cmd.v" 23 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "i2c_cmd:inst\|STATE.GEN_S" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { i2c_cmd:inst|STATE.GEN_S } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { i2c_cmd:inst|STATE.GEN_S } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_cmd:inst\|STATE.DATA " "Info: Destination node i2c_cmd:inst\|STATE.DATA" {  } { { "i2c_cmd.v" "" { Text "E:/code/EP2C20/vbuffer1/i2c_cmd.v" 23 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "i2c_cmd:inst\|STATE.DATA" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { i2c_cmd:inst|STATE.DATA } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { i2c_cmd:inst|STATE.DATA } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "I2C:inst1\|div_by_n:div_by_x\|_~1 " "Info: Destination node I2C:inst1\|div_by_n:div_by_x\|_~1" {  } { { "I2C.TDF" "" { Text "E:/code/EP2C20/vbuffer1/I2C.TDF" 85 3 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "I2C:inst1\|div_by_n:div_by_x\|_~1" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { I2C:inst1|div_by_n:div_by_x|_~1 } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { I2C:inst1|div_by_n:div_by_x|_~1 } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "i2c_cmd:inst\|i2c_data_t\[6\] " "Info: Destination node i2c_cmd:inst\|i2c_data_t\[6\]" {  } { { "i2c_cmd.v" "" { Text "E:/code/EP2C20/vbuffer1/i2c_cmd.v" 11 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "i2c_cmd:inst\|i2c_data_t\[6\]" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { i2c_cmd:inst|i2c_data_t[6] } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { i2c_cmd:inst|i2c_data_t[6] } "NODE_NAME" } }  } 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0}  } {  } 0}  } { { "filter.v" "" { Text "E:/code/EP2C20/vbuffer1/filter.v" 3 -1 0 } } { "c:/altera/quartus50/bin/Assignment Editor.qase" "" { Assignment "c:/altera/quartus50/bin/Assignment Editor.qase" 1 { { 0 "filter:inst8\|rst_out" } } } } { "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" "" { Report "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA_cmp.qrpt" Compiler "I2C_ALTERA" "UNKNOWN" "V1" "E:/code/EP2C20/vbuffer1/db/I2C_ALTERA.quartus_db" { Floorplan "E:/code/EP2C20/vbuffer1/" "" "" { filter:inst8|rst_out } "NODE_NAME" } "" } } { "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" { Floorplan "E:/code/EP2C20/vbuffer1/I2C_ALTERA.fld" "" "" { filter:inst8|rst_out } "NODE_NAME" } }  } 0}
12345

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -