led.tan.summary

来自「适用于FPGA初学者,一个流水灯的程序,用VERILOG语言写的.」· SUMMARY 代码 · 共 37 行

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.458 ns
From           : shift_led:shift_led|led_out[10]
To             : led_out[10]
From Clock     : clk_50mhz
To Clock       : 
Failed Paths   : 0

Type           : Clock Setup: 'clk_50mhz'
Slack          : N/A
Required Time  : None
Actual Time    : 423.91 MHz ( period = 2.359 ns )
From           : shift_led:shift_led|led_out[11]
To             : shift_led:shift_led|led_out[0]
From Clock     : clk_50mhz
To Clock       : clk_50mhz
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------