⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 music.tan.qmsg

📁 这是一个在Quartus II软件中编写的vhdl程序。程序下载后可用蜂鸣器播放音乐
💻 QMSG
📖 第 1 页 / 共 5 页
字号:
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk1kHz register register display:inst\|s\[0\] music_rom:inst1\|clk_cnt\[6\] 275.03 MHz Internal " "Info: Clock \"clk1kHz\" Internal fmax is restricted to 275.03 MHz between source register \"display:inst\|s\[0\]\" and destination register \"music_rom:inst1\|clk_cnt\[6\]\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.818 ns 1.818 ns 3.636 ns " "Info: fmax restricted to Clock High delay (1.818 ns) plus Clock Low delay (1.818 ns) : restricted to 3.636 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.372 ns + Longest register register " "Info: + Longest register to register delay is 3.372 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns display:inst\|s\[0\] 1 REG LC_X16_Y5_N0 11 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y5_N0; Fanout = 11; REG Node = 'display:inst\|s\[0\]'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "" { display:inst|s[0] } "NODE_NAME" } } { "display.vhd" "" { Text "E:/design/junior/music_1/display.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.727 ns) + CELL(0.423 ns) 1.150 ns music_rom:inst1\|Add0~140 2 COMB LC_X17_Y5_N0 2 " "Info: 2: + IC(0.727 ns) + CELL(0.423 ns) = 1.150 ns; Loc. = LC_X17_Y5_N0; Fanout = 2; COMB Node = 'music_rom:inst1\|Add0~140'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "1.150 ns" { display:inst|s[0] music_rom:inst1|Add0~140 } "NODE_NAME" } } { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.228 ns music_rom:inst1\|Add0~136 3 COMB LC_X17_Y5_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.078 ns) = 1.228 ns; Loc. = LC_X17_Y5_N1; Fanout = 2; COMB Node = 'music_rom:inst1\|Add0~136'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "0.078 ns" { music_rom:inst1|Add0~140 music_rom:inst1|Add0~136 } "NODE_NAME" } } { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.306 ns music_rom:inst1\|Add0~138 4 COMB LC_X17_Y5_N2 2 " "Info: 4: + IC(0.000 ns) + CELL(0.078 ns) = 1.306 ns; Loc. = LC_X17_Y5_N2; Fanout = 2; COMB Node = 'music_rom:inst1\|Add0~138'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "0.078 ns" { music_rom:inst1|Add0~136 music_rom:inst1|Add0~138 } "NODE_NAME" } } { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 1.384 ns music_rom:inst1\|Add0~146 5 COMB LC_X17_Y5_N3 2 " "Info: 5: + IC(0.000 ns) + CELL(0.078 ns) = 1.384 ns; Loc. = LC_X17_Y5_N3; Fanout = 2; COMB Node = 'music_rom:inst1\|Add0~146'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "0.078 ns" { music_rom:inst1|Add0~138 music_rom:inst1|Add0~146 } "NODE_NAME" } } { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.178 ns) 1.562 ns music_rom:inst1\|Add0~148 6 COMB LC_X17_Y5_N4 3 " "Info: 6: + IC(0.000 ns) + CELL(0.178 ns) = 1.562 ns; Loc. = LC_X17_Y5_N4; Fanout = 3; COMB Node = 'music_rom:inst1\|Add0~148'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "0.178 ns" { music_rom:inst1|Add0~146 music_rom:inst1|Add0~148 } "NODE_NAME" } } { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.621 ns) 2.183 ns music_rom:inst1\|Add0~143 7 COMB LC_X17_Y5_N5 1 " "Info: 7: + IC(0.000 ns) + CELL(0.621 ns) = 2.183 ns; Loc. = LC_X17_Y5_N5; Fanout = 1; COMB Node = 'music_rom:inst1\|Add0~143'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "0.621 ns" { music_rom:inst1|Add0~148 music_rom:inst1|Add0~143 } "NODE_NAME" } } { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.711 ns) + CELL(0.478 ns) 3.372 ns music_rom:inst1\|clk_cnt\[6\] 8 REG LC_X16_Y5_N8 4 " "Info: 8: + IC(0.711 ns) + CELL(0.478 ns) = 3.372 ns; Loc. = LC_X16_Y5_N8; Fanout = 4; REG Node = 'music_rom:inst1\|clk_cnt\[6\]'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "1.189 ns" { music_rom:inst1|Add0~143 music_rom:inst1|clk_cnt[6] } "NODE_NAME" } } { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.934 ns ( 57.35 % ) " "Info: Total cell delay = 1.934 ns ( 57.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.438 ns ( 42.65 % ) " "Info: Total interconnect delay = 1.438 ns ( 42.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "3.372 ns" { display:inst|s[0] music_rom:inst1|Add0~140 music_rom:inst1|Add0~136 music_rom:inst1|Add0~138 music_rom:inst1|Add0~146 music_rom:inst1|Add0~148 music_rom:inst1|Add0~143 music_rom:inst1|clk_cnt[6] } "NODE_NAME" } } { "d:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/win/Technology_Viewer.qrui" "3.372 ns" { display:inst|s[0] music_rom:inst1|Add0~140 music_rom:inst1|Add0~136 music_rom:inst1|Add0~138 music_rom:inst1|Add0~146 music_rom:inst1|Add0~148 music_rom:inst1|Add0~143 music_rom:inst1|clk_cnt[6] } { 0.000ns 0.727ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.711ns } { 0.000ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.478ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1kHz destination 2.743 ns + Shortest register " "Info: + Shortest clock path from clock \"clk1kHz\" to destination register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk1kHz 1 CLK PIN_16 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 12; CLK Node = 'clk1kHz'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "" { clk1kHz } "NODE_NAME" } } { "music_1.bdf" "" { Schematic "E:/design/junior/music_1/music_1.bdf" { { 72 -48 120 88 "clk1kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns music_rom:inst1\|clk_cnt\[6\] 2 REG LC_X16_Y5_N8 4 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X16_Y5_N8; Fanout = 4; REG Node = 'music_rom:inst1\|clk_cnt\[6\]'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "1.274 ns" { clk1kHz music_rom:inst1|clk_cnt[6] } "NODE_NAME" } } { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "2.743 ns" { clk1kHz music_rom:inst1|clk_cnt[6] } "NODE_NAME" } } { "d:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/win/Technology_Viewer.qrui" "2.743 ns" { clk1kHz clk1kHz~out0 music_rom:inst1|clk_cnt[6] } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1kHz source 2.743 ns - Longest register " "Info: - Longest clock path from clock \"clk1kHz\" to source register is 2.743 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk1kHz 1 CLK PIN_16 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 12; CLK Node = 'clk1kHz'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "" { clk1kHz } "NODE_NAME" } } { "music_1.bdf" "" { Schematic "E:/design/junior/music_1/music_1.bdf" { { 72 -48 120 88 "clk1kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.711 ns) 2.743 ns display:inst\|s\[0\] 2 REG LC_X16_Y5_N0 11 " "Info: 2: + IC(0.563 ns) + CELL(0.711 ns) = 2.743 ns; Loc. = LC_X16_Y5_N0; Fanout = 11; REG Node = 'display:inst\|s\[0\]'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "1.274 ns" { clk1kHz display:inst|s[0] } "NODE_NAME" } } { "display.vhd" "" { Text "E:/design/junior/music_1/display.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.48 % ) " "Info: Total cell delay = 2.180 ns ( 79.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.563 ns ( 20.52 % ) " "Info: Total interconnect delay = 0.563 ns ( 20.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "2.743 ns" { clk1kHz display:inst|s[0] } "NODE_NAME" } } { "d:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/win/Technology_Viewer.qrui" "2.743 ns" { clk1kHz clk1kHz~out0 display:inst|s[0] } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "2.743 ns" { clk1kHz music_rom:inst1|clk_cnt[6] } "NODE_NAME" } } { "d:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/win/Technology_Viewer.qrui" "2.743 ns" { clk1kHz clk1kHz~out0 music_rom:inst1|clk_cnt[6] } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } } } { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "2.743 ns" { clk1kHz display:inst|s[0] } "NODE_NAME" } } { "d:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/win/Technology_Viewer.qrui" "2.743 ns" { clk1kHz clk1kHz~out0 display:inst|s[0] } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "display.vhd" "" { Text "E:/design/junior/music_1/display.vhd" 42 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 20 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0}  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "3.372 ns" { display:inst|s[0] music_rom:inst1|Add0~140 music_rom:inst1|Add0~136 music_rom:inst1|Add0~138 music_rom:inst1|Add0~146 music_rom:inst1|Add0~148 music_rom:inst1|Add0~143 music_rom:inst1|clk_cnt[6] } "NODE_NAME" } } { "d:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/win/Technology_Viewer.qrui" "3.372 ns" { display:inst|s[0] music_rom:inst1|Add0~140 music_rom:inst1|Add0~136 music_rom:inst1|Add0~138 music_rom:inst1|Add0~146 music_rom:inst1|Add0~148 music_rom:inst1|Add0~143 music_rom:inst1|clk_cnt[6] } { 0.000ns 0.727ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.711ns } { 0.000ns 0.423ns 0.078ns 0.078ns 0.078ns 0.178ns 0.621ns 0.478ns } } } { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "2.743 ns" { clk1kHz music_rom:inst1|clk_cnt[6] } "NODE_NAME" } } { "d:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/win/Technology_Viewer.qrui" "2.743 ns" { clk1kHz clk1kHz~out0 music_rom:inst1|clk_cnt[6] } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } } } { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "2.743 ns" { clk1kHz display:inst|s[0] } "NODE_NAME" } } { "d:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/win/Technology_Viewer.qrui" "2.743 ns" { clk1kHz clk1kHz~out0 display:inst|s[0] } { 0.000ns 0.000ns 0.563ns } { 0.000ns 1.469ns 0.711ns } } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0}  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "" { music_rom:inst1|clk_cnt[6] } "NODE_NAME" } } { "d:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/win/Technology_Viewer.qrui" "" { music_rom:inst1|clk_cnt[6] } {  } {  } } } { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 20 -1 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0}
{ "Info" "ITDB_TSU_RESULT" "speaker:inst3\|\\genspks:count11\[3\] C_G clk5MHz 6.050 ns register " "Info: tsu for register \"speaker:inst3\|\\genspks:count11\[3\]\" (data pin = \"C_G\", clock pin = \"clk5MHz\") is 6.050 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.436 ns + Longest pin register " "Info: + Longest pin to register delay is 13.436 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.475 ns) 1.475 ns C_G 1 PIN PIN_47 17 " "Info: 1: + IC(0.000 ns) + CELL(1.475 ns) = 1.475 ns; Loc. = PIN_47; Fanout = 17; PIN Node = 'C_G'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "" { C_G } "NODE_NAME" } } { "music_1.bdf" "" { Schematic "E:/design/junior/music_1/music_1.bdf" { { 168 200 368 184 "C_G" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.042 ns) + CELL(0.590 ns) 9.107 ns tone_rom:inst2\|Mux7~44 2 COMB LC_X19_Y5_N6 1 " "Info: 2: + IC(7.042 ns) + CELL(0.590 ns) = 9.107 ns; Loc. = LC_X19_Y5_N6; Fanout = 1; COMB Node = 'tone_rom:inst2\|Mux7~44'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "7.632 ns" { C_G tone_rom:inst2|Mux7~44 } "NODE_NAME" } } { "tone_rom_CtoG.vhd" "" { Text "E:/design/junior/music_1/tone_rom_CtoG.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.009 ns) + CELL(0.292 ns) 11.408 ns tone_rom:inst2\|Mux7~45 3 COMB LC_X11_Y6_N1 2 " "Info: 3: + IC(2.009 ns) + CELL(0.292 ns) = 11.408 ns; Loc. = LC_X11_Y6_N1; Fanout = 2; COMB Node = 'tone_rom:inst2\|Mux7~45'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "2.301 ns" { tone_rom:inst2|Mux7~44 tone_rom:inst2|Mux7~45 } "NODE_NAME" } } { "tone_rom_CtoG.vhd" "" { Text "E:/design/junior/music_1/tone_rom_CtoG.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.913 ns) + CELL(0.115 ns) 13.436 ns speaker:inst3\|\\genspks:count11\[3\] 4 REG LC_X20_Y6_N8 4 " "Info: 4: + IC(1.913 ns) + CELL(0.115 ns) = 13.436 ns; Loc. = LC_X20_Y6_N8; Fanout = 4; REG Node = 'speaker:inst3\|\\genspks:count11\[3\]'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "2.028 ns" { tone_rom:inst2|Mux7~45 speaker:inst3|\genspks:count11[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.472 ns ( 18.40 % ) " "Info: Total cell delay = 2.472 ns ( 18.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.964 ns ( 81.60 % ) " "Info: Total interconnect delay = 10.964 ns ( 81.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "13.436 ns" { C_G tone_rom:inst2|Mux7~44 tone_rom:inst2|Mux7~45 speaker:inst3|\genspks:count11[3] } "NODE_NAME" } } { "d:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/win/Technology_Viewer.qrui" "13.436 ns" { C_G C_G~out0 tone_rom:inst2|Mux7~44 tone_rom:inst2|Mux7~45 speaker:inst3|\genspks:count11[3] } { 0.000ns 0.000ns 7.042ns 2.009ns 1.913ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.115ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } {  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk5MHz destination 7.423 ns - Shortest register " "Info: - Shortest clock path from clock \"clk5MHz\" to destination register is 7.423 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk5MHz 1 CLK PIN_17 5 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 5; CLK Node = 'clk5MHz'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "" { clk5MHz } "NODE_NAME" } } { "music_1.bdf" "" { Schematic "E:/design/junior/music_1/music_1.bdf" { { 0 352 520 16 "clk5MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.602 ns) + CELL(0.935 ns) 3.006 ns speaker:inst3\|preclk 2 REG LC_X26_Y6_N5 12 " "Info: 2: + IC(0.602 ns) + CELL(0.935 ns) = 3.006 ns; Loc. = LC_X26_Y6_N5; Fanout = 12; REG Node = 'speaker:inst3\|preclk'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "1.537 ns" { clk5MHz speaker:inst3|preclk } "NODE_NAME" } } { "speaker.vhd" "" { Text "E:/design/junior/music_1/speaker.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.706 ns) + CELL(0.711 ns) 7.423 ns speaker:inst3\|\\genspks:count11\[3\] 3 REG LC_X20_Y6_N8 4 " "Info: 3: + IC(3.706 ns) + CELL(0.711 ns) = 7.423 ns; Loc. = LC_X20_Y6_N8; Fanout = 4; REG Node = 'speaker:inst3\|\\genspks:count11\[3\]'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "4.417 ns" { speaker:inst3|preclk speaker:inst3|\genspks:count11[3] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 41.96 % ) " "Info: Total cell delay = 3.115 ns ( 41.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.308 ns ( 58.04 % ) " "Info: Total interconnect delay = 4.308 ns ( 58.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "7.423 ns" { clk5MHz speaker:inst3|preclk speaker:inst3|\genspks:count11[3] } "NODE_NAME" } } { "d:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/win/Technology_Viewer.qrui" "7.423 ns" { clk5MHz clk5MHz~out0 speaker:inst3|preclk speaker:inst3|\genspks:count11[3] } { 0.000ns 0.000ns 0.602ns 3.706ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0}  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "13.436 ns" { C_G tone_rom:inst2|Mux7~44 tone_rom:inst2|Mux7~45 speaker:inst3|\genspks:count11[3] } "NODE_NAME" } } { "d:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/win/Technology_Viewer.qrui" "13.436 ns" { C_G C_G~out0 tone_rom:inst2|Mux7~44 tone_rom:inst2|Mux7~45 speaker:inst3|\genspks:count11[3] } { 0.000ns 0.000ns 7.042ns 2.009ns 1.913ns } { 0.000ns 1.475ns 0.590ns 0.292ns 0.115ns } } } { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "7.423 ns" { clk5MHz speaker:inst3|preclk speaker:inst3|\genspks:count11[3] } "NODE_NAME" } } { "d:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/win/Technology_Viewer.qrui" "7.423 ns" { clk5MHz clk5MHz~out0 speaker:inst3|preclk speaker:inst3|\genspks:count11[3] } { 0.000ns 0.000ns 0.602ns 3.706ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk1kHz led\[1\] music_rom:inst1\|adr\[3\] 25.044 ns register " "Info: tco from clock \"clk1kHz\" to destination pin \"led\[1\]\" through register \"music_rom:inst1\|adr\[3\]\" is 25.044 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk1kHz source 8.418 ns + Longest register " "Info: + Longest clock path from clock \"clk1kHz\" to source register is 8.418 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk1kHz 1 CLK PIN_16 12 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 12; CLK Node = 'clk1kHz'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "" { clk1kHz } "NODE_NAME" } } { "music_1.bdf" "" { Schematic "E:/design/junior/music_1/music_1.bdf" { { 72 -48 120 88 "clk1kHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.563 ns) + CELL(0.935 ns) 2.967 ns music_rom:inst1\|clk_4hz 2 REG LC_X16_Y5_N6 8 " "Info: 2: + IC(0.563 ns) + CELL(0.935 ns) = 2.967 ns; Loc. = LC_X16_Y5_N6; Fanout = 8; REG Node = 'music_rom:inst1\|clk_4hz'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "1.498 ns" { clk1kHz music_rom:inst1|clk_4hz } "NODE_NAME" } } { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.740 ns) + CELL(0.711 ns) 8.418 ns music_rom:inst1\|adr\[3\] 3 REG LC_X10_Y6_N3 44 " "Info: 3: + IC(4.740 ns) + CELL(0.711 ns) = 8.418 ns; Loc. = LC_X10_Y6_N3; Fanout = 44; REG Node = 'music_rom:inst1\|adr\[3\]'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "5.451 ns" { music_rom:inst1|clk_4hz music_rom:inst1|adr[3] } "NODE_NAME" } } { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.115 ns ( 37.00 % ) " "Info: Total cell delay = 3.115 ns ( 37.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.303 ns ( 63.00 % ) " "Info: Total interconnect delay = 5.303 ns ( 63.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "8.418 ns" { clk1kHz music_rom:inst1|clk_4hz music_rom:inst1|adr[3] } "NODE_NAME" } } { "d:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/win/Technology_Viewer.qrui" "8.418 ns" { clk1kHz clk1kHz~out0 music_rom:inst1|clk_4hz music_rom:inst1|adr[3] } { 0.000ns 0.000ns 0.563ns 4.740ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 29 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.402 ns + Longest register pin " "Info: + Longest register to pin delay is 16.402 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns music_rom:inst1\|adr\[3\] 1 REG LC_X10_Y6_N3 44 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X10_Y6_N3; Fanout = 44; REG Node = 'music_rom:inst1\|adr\[3\]'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "" { music_rom:inst1|adr[3] } "NODE_NAME" } } { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.499 ns) + CELL(0.590 ns) 2.089 ns music_rom:inst1\|Mux0~957 2 COMB LC_X11_Y8_N5 1 " "Info: 2: + IC(1.499 ns) + CELL(0.590 ns) = 2.089 ns; Loc. = LC_X11_Y8_N5; Fanout = 1; COMB Node = 'music_rom:inst1\|Mux0~957'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "2.089 ns" { music_rom:inst1|adr[3] music_rom:inst1|Mux0~957 } "NODE_NAME" } } { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.397 ns) + CELL(0.442 ns) 2.928 ns music_rom:inst1\|Mux0~958 3 COMB LC_X11_Y8_N7 1 " "Info: 3: + IC(0.397 ns) + CELL(0.442 ns) = 2.928 ns; Loc. = LC_X11_Y8_N7; Fanout = 1; COMB Node = 'music_rom:inst1\|Mux0~958'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "0.839 ns" { music_rom:inst1|Mux0~957 music_rom:inst1|Mux0~958 } "NODE_NAME" } } { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.446 ns) + CELL(0.292 ns) 3.666 ns music_rom:inst1\|Mux0~945 4 COMB LC_X11_Y8_N0 1 " "Info: 4: + IC(0.446 ns) + CELL(0.292 ns) = 3.666 ns; Loc. = LC_X11_Y8_N0; Fanout = 1; COMB Node = 'music_rom:inst1\|Mux0~945'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "0.738 ns" { music_rom:inst1|Mux0~958 music_rom:inst1|Mux0~945 } "NODE_NAME" } } { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.234 ns) + CELL(0.442 ns) 5.342 ns music_rom:inst1\|Mux0~949 5 COMB LC_X11_Y6_N0 1 " "Info: 5: + IC(1.234 ns) + CELL(0.442 ns) = 5.342 ns; Loc. = LC_X11_Y6_N0; Fanout = 1; COMB Node = 'music_rom:inst1\|Mux0~949'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "1.676 ns" { music_rom:inst1|Mux0~945 music_rom:inst1|Mux0~949 } "NODE_NAME" } } { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.414 ns) + CELL(0.442 ns) 6.198 ns music_rom:inst1\|Mux0~956 6 COMB LC_X11_Y6_N3 20 " "Info: 6: + IC(0.414 ns) + CELL(0.442 ns) = 6.198 ns; Loc. = LC_X11_Y6_N3; Fanout = 20; COMB Node = 'music_rom:inst1\|Mux0~956'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "0.856 ns" { music_rom:inst1|Mux0~949 music_rom:inst1|Mux0~956 } "NODE_NAME" } } { "music_rom.vhd" "" { Text "E:/design/junior/music_1/music_rom.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.536 ns) + CELL(0.442 ns) 9.176 ns tone_rom:inst2\|Mux26~19 7 COMB LC_X19_Y5_N1 2 " "Info: 7: + IC(2.536 ns) + CELL(0.442 ns) = 9.176 ns; Loc. = LC_X19_Y5_N1; Fanout = 2; COMB Node = 'tone_rom:inst2\|Mux26~19'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "2.978 ns" { music_rom:inst1|Mux0~956 tone_rom:inst2|Mux26~19 } "NODE_NAME" } } { "tone_rom_CtoG.vhd" "" { Text "E:/design/junior/music_1/tone_rom_CtoG.vhd" 43 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.557 ns) + CELL(0.292 ns) 11.025 ns display:inst\|num\[0\]~188 8 COMB LC_X23_Y4_N2 7 " "Info: 8: + IC(1.557 ns) + CELL(0.292 ns) = 11.025 ns; Loc. = LC_X23_Y4_N2; Fanout = 7; COMB Node = 'display:inst\|num\[0\]~188'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "1.849 ns" { tone_rom:inst2|Mux26~19 display:inst|num[0]~188 } "NODE_NAME" } } { "display.vhd" "" { Text "E:/design/junior/music_1/display.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.815 ns) + CELL(0.590 ns) 12.430 ns display:inst\|led_b~44 9 COMB LC_X22_Y4_N6 1 " "Info: 9: + IC(0.815 ns) + CELL(0.590 ns) = 12.430 ns; Loc. = LC_X22_Y4_N6; Fanout = 1; COMB Node = 'display:inst\|led_b~44'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "1.405 ns" { display:inst|num[0]~188 display:inst|led_b~44 } "NODE_NAME" } } { "display.vhd" "" { Text "E:/design/junior/music_1/display.vhd" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.848 ns) + CELL(2.124 ns) 16.402 ns led\[1\] 10 PIN PIN_78 0 " "Info: 10: + IC(1.848 ns) + CELL(2.124 ns) = 16.402 ns; Loc. = PIN_78; Fanout = 0; PIN Node = 'led\[1\]'" {  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "3.972 ns" { display:inst|led_b~44 led[1] } "NODE_NAME" } } { "music_1.bdf" "" { Schematic "E:/design/junior/music_1/music_1.bdf" { { 360 408 584 376 "led\[0\]" "" } { 376 408 584 392 "led\[1\]" "" } { 392 408 584 408 "led\[2\]" "" } { 408 408 584 424 "led\[3\]" "" } { 424 408 584 440 "led\[4\]" "" } { 440 408 584 456 "led\[5\]" "" } { 456 408 584 472 "led\[6\]" "" } { 472 408 584 488 "led\[7\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.656 ns ( 34.48 % ) " "Info: Total cell delay = 5.656 ns ( 34.48 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "10.746 ns ( 65.52 % ) " "Info: Total interconnect delay = 10.746 ns ( 65.52 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0}  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "16.402 ns" { music_rom:inst1|adr[3] music_rom:inst1|Mux0~957 music_rom:inst1|Mux0~958 music_rom:inst1|Mux0~945 music_rom:inst1|Mux0~949 music_rom:inst1|Mux0~956 tone_rom:inst2|Mux26~19 display:inst|num[0]~188 display:inst|led_b~44 led[1] } "NODE_NAME" } } { "d:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/win/Technology_Viewer.qrui" "16.402 ns" { music_rom:inst1|adr[3] music_rom:inst1|Mux0~957 music_rom:inst1|Mux0~958 music_rom:inst1|Mux0~945 music_rom:inst1|Mux0~949 music_rom:inst1|Mux0~956 tone_rom:inst2|Mux26~19 display:inst|num[0]~188 display:inst|led_b~44 led[1] } { 0.000ns 1.499ns 0.397ns 0.446ns 1.234ns 0.414ns 2.536ns 1.557ns 0.815ns 1.848ns } { 0.000ns 0.590ns 0.442ns 0.292ns 0.442ns 0.442ns 0.442ns 0.292ns 0.590ns 2.124ns } } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0}  } { { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "8.418 ns" { clk1kHz music_rom:inst1|clk_4hz music_rom:inst1|adr[3] } "NODE_NAME" } } { "d:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/win/Technology_Viewer.qrui" "8.418 ns" { clk1kHz clk1kHz~out0 music_rom:inst1|clk_4hz music_rom:inst1|adr[3] } { 0.000ns 0.000ns 0.563ns 4.740ns } { 0.000ns 1.469ns 0.935ns 0.711ns } } } { "d:/altera/win/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/win/TimingClosureFloorplan.fld" "" "16.402 ns" { music_rom:inst1|adr[3] music_rom:inst1|Mux0~957 music_rom:inst1|Mux0~958 music_rom:inst1|Mux0~945 music_rom:inst1|Mux0~949 music_rom:inst1|Mux0~956 tone_rom:inst2|Mux26~19 display:inst|num[0]~188 display:inst|led_b~44 led[1] } "NODE_NAME" } } { "d:/altera/win/Technology_Viewer.qrui" "" { "Technology Map Viewer" "d:/altera/win/Technology_Viewer.qrui" "16.402 ns" { music_rom:inst1|adr[3] music_rom:inst1|Mux0~957 music_rom:inst1|Mux0~958 music_rom:inst1|Mux0~945 music_rom:inst1|Mux0~949 music_rom:inst1|Mux0~956 tone_rom:inst2|Mux26~19 display:inst|num[0]~188 display:inst|led_b~44 led[1] } { 0.000ns 1.499ns 0.397ns 0.446ns 1.234ns 0.414ns 2.536ns 1.557ns 0.815ns 1.848ns } { 0.000ns 0.590ns 0.442ns 0.292ns 0.442ns 0.442ns 0.442ns 0.292ns 0.590ns 2.124ns } } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0}

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -