📄 f50k.qsf
字号:
# Copyright (C) 1991-2005 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions
# and other software and tools, and its AMPP partner logic
# functions, and any output files any of the foregoing
# (including device programming or simulation files), and any
# associated documentation or information are expressly subject
# to the terms and conditions of the Altera Program License
# Subscription Agreement, Altera MegaCore Function License
# Agreement, or other applicable license agreement, including,
# without limitation, that your use is for the sole purpose of
# programming logic devices manufactured by Altera and sold by
# Altera or its authorized distributors. Please refer to the
# applicable agreement for further details.
# The default values for assignments are stored in the file
# f50k_assignment_defaults.qdf
# If this file doesn't exist, and for assignments not listed, see file
# assignment_defaults.qdf
# Altera recommends that you do not modify this file. This
# file is updated automatically by the Quartus II software
# and any changes you make may be lost or overwritten.
# Project-Wide Assignments
# ========================
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 4.0
set_global_assignment -name PROJECT_CREATION_TIME_DATE "19:38:34 APRIL 29, 2005"
set_global_assignment -name LAST_QUARTUS_VERSION 6.0
set_global_assignment -name VHDL_FILE f50k.vhd
set_global_assignment -name VECTOR_WAVEFORM_FILE f50k.vwf
set_global_assignment -name VECTOR_WAVEFORM_FILE Waveform1.vwf
# Pin & Location Assignments
# ==========================
set_location_assignment PIN_183 -to clk
set_location_assignment PIN_132 -to qout[0]
set_location_assignment PIN_133 -to qout[1]
set_location_assignment PIN_134 -to qout[2]
set_location_assignment PIN_135 -to qout[3]
set_location_assignment PIN_136 -to qout[4]
set_location_assignment PIN_139 -to qout[5]
set_location_assignment PIN_140 -to qout[6]
set_location_assignment PIN_141 -to qout[7]
set_location_assignment PIN_95 -to reset
# Analysis & Synthesis Assignments
# ================================
set_global_assignment -name FAMILY ACEX1K
set_global_assignment -name TOP_LEVEL_ENTITY f50k
# Fitter Assignments
# ==================
set_global_assignment -name DEVICE "EP1K100QC208-3"
# Simulator Assignments
# =====================
set_global_assignment -name SIMULATION_MODE TIMING
set_global_assignment -name VECTOR_INPUT_SOURCE f50k.vwf
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -