📄 dds.pss

📁 基于VHDL+FPGA的DDS信号发生设计

💻 PSS

字号:

|
66162d2829b7a2fbb4828c273a7133a2
add_phase:u1
2815b28543f35d1a8dde3029dd56fae0
rom:u2
42ba65a33cdfe2f6e866cbe17905eb
rom:u2|altsyncram:altsyncram_component
b69478c2691550fb7f5ef3923da937a
rom:u2|altsyncram:altsyncram_component|altsyncram_5i31:auto_generated
2d19bb8333f4efd8de65a35d02453

⌨️ 快捷键说明

复制代码 Ctrl + C

搜索代码 Ctrl + F

全屏模式 F11

切换主题 Ctrl + Shift + D

显示快捷键 ?

增大字号 Ctrl + =

减小字号 Ctrl + -