📄 frequencycount_v.sdo
字号:
// Copyright (C) 1991-2006 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions
// and other software and tools, and its AMPP partner logic
// functions, and any output files any of the foregoing
// (including device programming or simulation files), and any
// associated documentation or information are expressly subject
// to the terms and conditions of the Altera Program License
// Subscription Agreement, Altera MegaCore Function License
// Agreement, or other applicable license agreement, including,
// without limitation, that your use is for the sole purpose of
// programming logic devices manufactured by Altera and sold by
// Altera or its authorized distributors. Please refer to the
// applicable agreement for further details.
//
// Device: Altera EP1C3T144C8 Package TQFP144
//
//
// This SDF file should be used for ModelSim-Altera (Verilog) only
//
(DELAYFILE
(SDFVERSION "2.1")
(DESIGN "frequencycount")
(DATE "08/01/2007 15:16:49")
(VENDOR "Altera")
(PROGRAM "Quartus II")
(VERSION "Version 6.0 Build 178 04/27/2006 SJ Full Version")
(DIVIDER .)
(TIMESCALE 1 ps)
(CELL
(CELLTYPE "cyclone_asynch_lcell")
(INSTANCE inst10\|CLKN\~I.lecomb)
(DELAY
(ABSOLUTE
(PORT datac (502:502:502) (536:536:536))
(IOPATH datac regin (478:478:478) (478:478:478))
)
)
)
(CELL
(CELLTYPE "cyclone_lcell_register")
(INSTANCE inst10\|CLKN\~I.lereg)
(DELAY
(ABSOLUTE
(PORT aclr (898:898:898) (898:898:898))
(PORT clk (1597:1597:1597) (1532:1532:1532))
(IOPATH (posedge clk) regout (224:224:224) (224:224:224))
(IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
)
)
(TIMINGCHECK
(SETUP datain (posedge clk) (37:37:37))
(HOLD datain (posedge clk) (15:15:15))
)
)
(CELL
(CELLTYPE "cyclone_asynch_lcell")
(INSTANCE inst5\|CLK_OUT\~I.lecomb)
(DELAY
(ABSOLUTE
(PORT dataa (528:528:528) (538:538:538))
(PORT datab (385:385:385) (401:401:401))
(PORT datac (601:601:601) (609:609:609))
(PORT datad (567:567:567) (559:559:559))
(IOPATH dataa regin (738:738:738) (738:738:738))
(IOPATH datab regin (607:607:607) (607:607:607))
(IOPATH datac regin (478:478:478) (478:478:478))
(IOPATH datad regin (309:309:309) (309:309:309))
)
)
)
(CELL
(CELLTYPE "cyclone_lcell_register")
(INSTANCE inst5\|CLK_OUT\~I.lereg)
(DELAY
(ABSOLUTE
(PORT aclr (898:898:898) (898:898:898))
(PORT clk (4777:4777:4777) (4878:4878:4878))
(IOPATH (posedge clk) regout (224:224:224) (224:224:224))
(IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
)
)
(TIMINGCHECK
(SETUP datain (posedge clk) (37:37:37))
(HOLD datain (posedge clk) (15:15:15))
)
)
(CELL
(CELLTYPE "cyclone_asynch_io")
(INSTANCE \20mclk\~I.asynch_inst)
(DELAY
(ABSOLUTE
(IOPATH padio combout (1469:1469:1469) (1469:1469:1469))
)
)
)
(CELL
(CELLTYPE "cyclone_asynch_lcell")
(INSTANCE inst2\|Selector11\~81_I.lecomb)
(DELAY
(ABSOLUTE
(PORT datab (789:789:789) (796:796:796))
(PORT datac (2534:2534:2534) (2608:2608:2608))
(PORT datad (776:776:776) (769:769:769))
(IOPATH datab combout (442:442:442) (442:442:442))
(IOPATH datac combout (292:292:292) (292:292:292))
(IOPATH datad combout (114:114:114) (114:114:114))
)
)
)
(CELL
(CELLTYPE "cyclone_asynch_lcell")
(INSTANCE inst2\|Selector11\~82_I.lecomb)
(DELAY
(ABSOLUTE
(PORT dataa (540:540:540) (547:547:547))
(PORT datab (546:546:546) (547:547:547))
(PORT datac (1065:1065:1065) (1140:1140:1140))
(PORT datad (791:791:791) (782:782:782))
(IOPATH dataa combout (590:590:590) (590:590:590))
(IOPATH datab combout (442:442:442) (442:442:442))
(IOPATH datac combout (292:292:292) (292:292:292))
(IOPATH datad combout (114:114:114) (114:114:114))
)
)
)
(CELL
(CELLTYPE "cyclone_asynch_lcell")
(INSTANCE inst4\|CLK_OUT\~I.lecomb)
(DELAY
(ABSOLUTE
(PORT dataa (577:577:577) (574:574:574))
(PORT datab (384:384:384) (400:400:400))
(PORT datac (537:537:537) (563:563:563))
(PORT datad (590:590:590) (571:571:571))
(IOPATH dataa regin (738:738:738) (738:738:738))
(IOPATH datab regin (607:607:607) (607:607:607))
(IOPATH datac regin (478:478:478) (478:478:478))
(IOPATH datad regin (309:309:309) (309:309:309))
)
)
)
(CELL
(CELLTYPE "cyclone_lcell_register")
(INSTANCE inst4\|CLK_OUT\~I.lereg)
(DELAY
(ABSOLUTE
(PORT aclr (898:898:898) (898:898:898))
(PORT clk (4489:4489:4489) (4557:4557:4557))
(IOPATH (posedge clk) regout (224:224:224) (224:224:224))
(IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
)
)
(TIMINGCHECK
(SETUP datain (posedge clk) (37:37:37))
(HOLD datain (posedge clk) (15:15:15))
)
)
(CELL
(CELLTYPE "cyclone_asynch_lcell")
(INSTANCE inst2\|Selector11\~83_I.lecomb)
(DELAY
(ABSOLUTE
(PORT dataa (565:565:565) (565:565:565))
(PORT datab (1197:1197:1197) (1249:1249:1249))
(PORT datac (2216:2216:2216) (2278:2278:2278))
(PORT datad (541:541:541) (540:540:540))
(IOPATH dataa combout (590:590:590) (590:590:590))
(IOPATH datab combout (442:442:442) (442:442:442))
(IOPATH datac combout (292:292:292) (292:292:292))
(IOPATH datad combout (114:114:114) (114:114:114))
)
)
)
(CELL
(CELLTYPE "cyclone_asynch_lcell")
(INSTANCE inst2\|Selector11\~84_I.lecomb)
(DELAY
(ABSOLUTE
(PORT dataa (1014:1014:1014) (1076:1076:1076))
(PORT datab (4005:4005:4005) (4151:4151:4151))
(PORT datac (713:713:713) (733:733:733))
(PORT datad (182:182:182) (182:182:182))
(IOPATH dataa combout (590:590:590) (590:590:590))
(IOPATH datab combout (442:442:442) (442:442:442))
(IOPATH datac combout (292:292:292) (292:292:292))
(IOPATH datad combout (114:114:114) (114:114:114))
)
)
)
(CELL
(CELLTYPE "cyclone_asynch_lcell")
(INSTANCE inst5\|COUNT\[0\]\~I.lecomb)
(DELAY
(ABSOLUTE
(PORT datac (599:599:599) (607:607:607))
(IOPATH datac regin (478:478:478) (478:478:478))
)
)
)
(CELL
(CELLTYPE "cyclone_lcell_register")
(INSTANCE inst5\|COUNT\[0\]\~I.lereg)
(DELAY
(ABSOLUTE
(PORT aclr (898:898:898) (898:898:898))
(PORT clk (4777:4777:4777) (4878:4878:4878))
(IOPATH (posedge clk) regout (224:224:224) (224:224:224))
(IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
)
)
(TIMINGCHECK
(SETUP datain (posedge clk) (37:37:37))
(HOLD datain (posedge clk) (15:15:15))
)
)
(CELL
(CELLTYPE "cyclone_asynch_lcell")
(INSTANCE inst5\|COUNT\[2\]\~I.lecomb)
(DELAY
(ABSOLUTE
(PORT dataa (564:564:564) (560:560:560))
(PORT datab (585:585:585) (574:574:574))
(PORT datac (589:589:589) (601:601:601))
(IOPATH dataa regin (738:738:738) (738:738:738))
(IOPATH datab regin (607:607:607) (607:607:607))
(IOPATH datac regin (478:478:478) (478:478:478))
)
)
)
(CELL
(CELLTYPE "cyclone_lcell_register")
(INSTANCE inst5\|COUNT\[2\]\~I.lereg)
(DELAY
(ABSOLUTE
(PORT aclr (898:898:898) (898:898:898))
(PORT clk (4777:4777:4777) (4878:4878:4878))
(IOPATH (posedge clk) regout (224:224:224) (224:224:224))
(IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
)
)
(TIMINGCHECK
(SETUP datain (posedge clk) (37:37:37))
(HOLD datain (posedge clk) (15:15:15))
)
)
(CELL
(CELLTYPE "cyclone_asynch_lcell")
(INSTANCE inst5\|COUNT\[1\]\~I.lecomb)
(DELAY
(ABSOLUTE
(PORT dataa (548:548:548) (554:554:554))
(PORT datab (568:568:568) (560:560:560))
(PORT datac (603:603:603) (609:609:609))
(PORT datad (564:564:564) (556:556:556))
(IOPATH dataa regin (738:738:738) (738:738:738))
(IOPATH datab regin (607:607:607) (607:607:607))
(IOPATH datac regin (478:478:478) (478:478:478))
(IOPATH datad regin (309:309:309) (309:309:309))
)
)
)
(CELL
(CELLTYPE "cyclone_lcell_register")
(INSTANCE inst5\|COUNT\[1\]\~I.lereg)
(DELAY
(ABSOLUTE
(PORT aclr (898:898:898) (898:898:898))
(PORT clk (4777:4777:4777) (4878:4878:4878))
(IOPATH (posedge clk) regout (224:224:224) (224:224:224))
(IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
)
)
(TIMINGCHECK
(SETUP datain (posedge clk) (37:37:37))
(HOLD datain (posedge clk) (15:15:15))
)
)
(CELL
(CELLTYPE "cyclone_asynch_lcell")
(INSTANCE inst5\|COUNT\[3\]\~I.lecomb)
(DELAY
(ABSOLUTE
(PORT dataa (548:548:548) (553:553:553))
(PORT datab (567:567:567) (561:561:561))
(PORT datac (602:602:602) (607:607:607))
(PORT datad (565:565:565) (556:556:556))
(IOPATH dataa regin (738:738:738) (738:738:738))
(IOPATH datab regin (607:607:607) (607:607:607))
(IOPATH datac regin (478:478:478) (478:478:478))
(IOPATH datad regin (309:309:309) (309:309:309))
)
)
)
(CELL
(CELLTYPE "cyclone_lcell_register")
(INSTANCE inst5\|COUNT\[3\]\~I.lereg)
(DELAY
(ABSOLUTE
(PORT aclr (898:898:898) (898:898:898))
(PORT clk (4777:4777:4777) (4878:4878:4878))
(IOPATH (posedge clk) regout (224:224:224) (224:224:224))
(IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
)
)
(TIMINGCHECK
(SETUP datain (posedge clk) (37:37:37))
(HOLD datain (posedge clk) (15:15:15))
)
)
(CELL
(CELLTYPE "cyclone_asynch_lcell")
(INSTANCE inst5\|CLK_OUT\~95_I.lecomb)
(DELAY
(ABSOLUTE
(PORT datab (569:569:569) (562:562:562))
(PORT datac (548:548:548) (569:569:569))
(IOPATH datab combout (442:442:442) (442:442:442))
(IOPATH datac combout (292:292:292) (292:292:292))
)
)
)
(CELL
(CELLTYPE "cyclone_asynch_lcell")
(INSTANCE inst4\|COUNT\[0\]\~I.lecomb)
(DELAY
(ABSOLUTE
(PORT datad (579:579:579) (564:564:564))
(IOPATH datad regin (309:309:309) (309:309:309))
)
)
)
(CELL
(CELLTYPE "cyclone_lcell_register")
(INSTANCE inst4\|COUNT\[0\]\~I.lereg)
(DELAY
(ABSOLUTE
(PORT aclr (898:898:898) (898:898:898))
(PORT clk (4489:4489:4489) (4557:4557:4557))
(IOPATH (posedge clk) regout (224:224:224) (224:224:224))
(IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
)
)
(TIMINGCHECK
(SETUP datain (posedge clk) (37:37:37))
(HOLD datain (posedge clk) (15:15:15))
)
)
(CELL
(CELLTYPE "cyclone_asynch_lcell")
(INSTANCE inst4\|COUNT\[2\]\~I.lecomb)
(DELAY
(ABSOLUTE
(PORT dataa (576:576:576) (574:574:574))
(PORT datac (561:561:561) (581:581:581))
(PORT datad (587:587:587) (570:570:570))
(IOPATH dataa regin (738:738:738) (738:738:738))
(IOPATH datac regin (478:478:478) (478:478:478))
(IOPATH datad regin (309:309:309) (309:309:309))
)
)
)
(CELL
(CELLTYPE "cyclone_lcell_register")
(INSTANCE inst4\|COUNT\[2\]\~I.lereg)
(DELAY
(ABSOLUTE
(PORT aclr (898:898:898) (898:898:898))
(PORT clk (4489:4489:4489) (4557:4557:4557))
(IOPATH (posedge clk) regout (224:224:224) (224:224:224))
(IOPATH (posedge aclr) regout (283:283:283) (283:283:283))
)
)
(TIMINGCHECK
(SETUP datain (posedge clk) (37:37:37))
(HOLD datain (posedge clk) (15:15:15))
)
)
(CELL
(CELLTYPE "cyclone_asynch_lcell")
(INSTANCE inst4\|COUNT\[1\]\~I.lecomb)
(DELAY
(ABSOLUTE
(PORT dataa (576:576:576) (574:574:574))
(PORT datab (541:541:541) (542:542:542))
(PORT datac (573:573:573) (587:587:587))
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -