dds_vhdl.map.rpt

来自「dds数字移相信号发生器,功能齐全通过验证」· RPT 代码 · 共 306 行 · 第 1/5 页

Analysis & Synthesis report for DDS_VHDL
Wed Sep 10 11:58:36 2008
Quartus II Version 7.1 Build 156 04/30/2007 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. Analysis & Synthesis RAM Summary
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Source assignments for sin_rom:u3|altsyncram:altsyncram_component|altsyncram_u631:auto_generated
 13. Source assignments for sin_rom:u6|altsyncram:altsyncram_component|altsyncram_u631:auto_generated
 14. Source assignments for sld_signaltap:DDS_VHDL|sld_signaltap_impl:sld_signaltap_body
 15. Source assignments for sld_signaltap:DDS_VHDL|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_post_trigger_counter:\gen_non_zero_sample_depth:tc1|lpm_counter:post_trigger_counter
 16. Source assignments for sld_signaltap:DDS_VHDL|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_segment_mgr:\gen_non_zero_sample_depth_segment:seg_mgr|lpm_counter:\non_zero_sample_depth_gen:segment_addr_counter
 17. Source assignments for sld_signaltap:DDS_VHDL|sld_signaltap_impl:sld_signaltap_body|sld_acquisition_buffer:sld_acquisition_buffer_inst|lpm_counter:\write_address_non_zero_gen:write_pointer_counter
 18. Source assignments for sld_signaltap:DDS_VHDL|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_imi2:auto_generated
 19. Source assignments for sld_signaltap:DDS_VHDL|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter
 20. Source assignments for sld_signaltap:DDS_VHDL|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter
 21. Source assignments for sld_signaltap:DDS_VHDL|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr
 22. Source assignments for sld_hub:sld_hub_inst
 23. Source assignments for sld_hub:sld_hub_inst|sld_rom_sr:HUB_INFO_REG
 24. Parameter Settings for User Entity Instance: sin_rom:u3|altsyncram:altsyncram_component
 25. Parameter Settings for User Entity Instance: sin_rom:u6|altsyncram:altsyncram_component
 26. Parameter Settings for Inferred Entity Instance: sld_signaltap:DDS_VHDL
 27. Parameter Settings for Inferred Entity Instance: sld_hub:sld_hub_inst
 28. SignalTap II Logic Analyzer Settings
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                           ;
+-----------------------------+------------------------------------------+