fir.map.eqn

通过VHDL语言进行数字信号处理的FIR操作

-- Copyright (C) 1991-2005 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--V1_Dout[7] is add888:inst44|Dout[7]
--operation mode is normal

V1_Dout[7]_carry_eqn = V1L51;
V1_Dout[7]_lut_out = U3_Dout[15] $ S1_Dout[15] $ V1_Dout[7]_carry_eqn;
V1_Dout[7] = DFFEAS(V1_Dout[7]_lut_out, clk, VCC, , , , , , );


--V1_Dout[6] is add888:inst44|Dout[6]
--operation mode is arithmetic

V1_Dout[6]_carry_eqn = V1L31;
V1_Dout[6]_lut_out = U3_Dout[14] $ S1_Dout[14] $ !V1_Dout[6]_carry_eqn;
V1_Dout[6] = DFFEAS(V1_Dout[6]_lut_out, clk, VCC, , , , , , );

--V1L51 is add888:inst44|Dout[6]~61
--operation mode is arithmetic

V1L51 = CARRY(U3_Dout[14] & (S1_Dout[14] # !V1L31) # !U3_Dout[14] & S1_Dout[14] & !V1L31);


--V1_Dout[5] is add888:inst44|Dout[5]
--operation mode is arithmetic

V1_Dout[5]_carry_eqn = V1L11;
V1_Dout[5]_lut_out = U3_Dout[13] $ S1_Dout[13] $ V1_Dout[5]_carry_eqn;
V1_Dout[5] = DFFEAS(V1_Dout[5]_lut_out, clk, VCC, , , , , , );

--V1L31 is add888:inst44|Dout[5]~65
--operation mode is arithmetic

V1L31 = CARRY(U3_Dout[13] & !S1_Dout[13] & !V1L11 # !U3_Dout[13] & (!V1L11 # !S1_Dout[13]));


--V1_Dout[4] is add888:inst44|Dout[4]
--operation mode is arithmetic

V1_Dout[4]_carry_eqn = V1L9;
V1_Dout[4]_lut_out = U3_Dout[12] $ S1_Dout[12] $ !V1_Dout[4]_carry_eqn;
V1_Dout[4] = DFFEAS(V1_Dout[4]_lut_out, clk, VCC, , , , , , );

--V1L11 is add888:inst44|Dout[4]~69
--operation mode is arithmetic

V1L11 = CARRY(U3_Dout[12] & (S1_Dout[12] # !V1L9) # !U3_Dout[12] & S1_Dout[12] & !V1L9);


--V1_Dout[3] is add888:inst44|Dout[3]
--operation mode is arithmetic

V1_Dout[3]_carry_eqn = V1L7;
V1_Dout[3]_lut_out = U3_Dout[11] $ S1_Dout[11] $ V1_Dout[3]_carry_eqn;
V1_Dout[3] = DFFEAS(V1_Dout[3]_lut_out, clk, VCC, , , , , , );

--V1L9 is add888:inst44|Dout[3]~73
--operation mode is arithmetic

V1L9 = CARRY(U3_Dout[11] & !S1_Dout[11] & !V1L7 # !U3_Dout[11] & (!V1L7 # !S1_Dout[11]));


--V1_Dout[2] is add888:inst44|Dout[2]
--operation mode is arithmetic

V1_Dout[2]_carry_eqn = V1L5;
V1_Dout[2]_lut_out = U3_Dout[10] $ S1_Dout[10] $ !V1_Dout[2]_carry_eqn;
V1_Dout[2] = DFFEAS(V1_Dout[2]_lut_out, clk, VCC, , , , , , );

--V1L7 is add888:inst44|Dout[2]~77
--operation mode is arithmetic

V1L7 = CARRY(U3_Dout[10] & (S1_Dout[10] # !V1L5) # !U3_Dout[10] & S1_Dout[10] & !V1L5);


--V1_Dout[1] is add888:inst44|Dout[1]
--operation mode is arithmetic

V1_Dout[1]_carry_eqn = V1L3;
V1_Dout[1]_lut_out = U3_Dout[9] $ S1_Dout[9] $ V1_Dout[1]_carry_eqn;
V1_Dout[1] = DFFEAS(V1_Dout[1]_lut_out, clk, VCC, , , , , , );

--V1L5 is add888:inst44|Dout[1]~81
--operation mode is arithmetic

V1L5 = CARRY(U3_Dout[9] & !S1_Dout[9] & !V1L3 # !U3_Dout[9] & (!V1L3 # !S1_Dout[9]));


--V1_Dout[0] is add888:inst44|Dout[0]
--operation mode is arithmetic

V1_Dout[0]_lut_out = U3_Dout[8] $ S1_Dout[8];
V1_Dout[0] = DFFEAS(V1_Dout[0]_lut_out, clk, VCC, , , , , , );

--V1L3 is add888:inst44|Dout[0]~85
--operation mode is arithmetic

V1L3 = CARRY(U3_Dout[8] & S1_Dout[8]);


--U3_Dout[15] is dff15:inst43|Dout[15]
--operation mode is normal

U3_Dout[15]_lut_out = U1_Dout[15];
U3_Dout[15] = DFFEAS(U3_Dout[15]_lut_out, clk, !clear, , , , , , );


--S1_Dout[15] is add141616:inst39|Dout[15]
--operation mode is normal

S1_Dout[15]_carry_eqn = S1L32;
S1_Dout[15]_lut_out = R1_Dout[15] $ Q1_Dout[13] $ S1_Dout[15]_carry_eqn;
S1_Dout[15] = DFFEAS(S1_Dout[15]_lut_out, clk, VCC, , , , , , );


--U3_Dout[14] is dff15:inst43|Dout[14]
--operation mode is normal

U3_Dout[14]_lut_out = U1_Dout[14];
U3_Dout[14] = DFFEAS(U3_Dout[14]_lut_out, clk, !clear, , , , , , );


--S1_Dout[14] is add141616:inst39|Dout[14]
--operation mode is arithmetic

S1_Dout[14]_carry_eqn = S1L12;
S1_Dout[14]_lut_out = R1_Dout[14] $ Q1_Dout[13] $ !S1_Dout[14]_carry_eqn;
S1_Dout[14] = DFFEAS(S1_Dout[14]_lut_out, clk, VCC, , , , , , );

--S1L32 is add141616:inst39|Dout[14]~109
--operation mode is arithmetic

S1L32 = CARRY(R1_Dout[14] & (Q1_Dout[13] # !S1L12) # !R1_Dout[14] & Q1_Dout[13] & !S1L12);


--U3_Dout[13] is dff15:inst43|Dout[13]
--operation mode is normal

U3_Dout[13]_lut_out = U1_Dout[13];
U3_Dout[13] = DFFEAS(U3_Dout[13]_lut_out, clk, !clear, , , , , , );


--S1_Dout[13] is add141616:inst39|Dout[13]
--operation mode is arithmetic

S1_Dout[13]_carry_eqn = S1L91;
S1_Dout[13]_lut_out = R1_Dout[13] $ Q1_Dout[13] $ S1_Dout[13]_carry_eqn;
S1_Dout[13] = DFFEAS(S1_Dout[13]_lut_out, clk, VCC, , , , , , );

--S1L12 is add141616:inst39|Dout[13]~113
--operation mode is arithmetic

S1L12 = CARRY(R1_Dout[13] & !Q1_Dout[13] & !S1L91 # !R1_Dout[13] & (!S1L91 # !Q1_Dout[13]));


--U3_Dout[12] is dff15:inst43|Dout[12]
--operation mode is normal

U3_Dout[12]_lut_out = U1_Dout[12];
U3_Dout[12] = DFFEAS(U3_Dout[12]_lut_out, clk, !clear, , , , , , );


--S1_Dout[12] is add141616:inst39|Dout[12]
--operation mode is arithmetic

S1_Dout[12]_carry_eqn = S1L71;
S1_Dout[12]_lut_out = R1_Dout[12] $ Q1_Dout[12] $ !S1_Dout[12]_carry_eqn;
S1_Dout[12] = DFFEAS(S1_Dout[12]_lut_out, clk, VCC, , , , , , );

--S1L91 is add141616:inst39|Dout[12]~117
--operation mode is arithmetic

S1L91 = CARRY(R1_Dout[12] & (Q1_Dout[12] # !S1L71) # !R1_Dout[12] & Q1_Dout[12] & !S1L71);


--U3_Dout[11] is dff15:inst43|Dout[11]
--operation mode is normal

U3_Dout[11]_lut_out = U1_Dout[11];
U3_Dout[11] = DFFEAS(U3_Dout[11]_lut_out, clk, !clear, , , , , , );


--S1_Dout[11] is add141616:inst39|Dout[11]
--operation mode is arithmetic

S1_Dout[11]_carry_eqn = S1L51;
S1_Dout[11]_lut_out = R1_Dout[11] $ Q1_Dout[11] $ S1_Dout[11]_carry_eqn;
S1_Dout[11] = DFFEAS(S1_Dout[11]_lut_out, clk, VCC, , , , , , );

--S1L71 is add141616:inst39|Dout[11]~121
--operation mode is arithmetic

S1L71 = CARRY(R1_Dout[11] & !Q1_Dout[11] & !S1L51 # !R1_Dout[11] & (!S1L51 # !Q1_Dout[11]));


--U3_Dout[10] is dff15:inst43|Dout[10]
--operation mode is normal

U3_Dout[10]_lut_out = U1_Dout[10];
U3_Dout[10] = DFFEAS(U3_Dout[10]_lut_out, clk, !clear, , , , , , );


--S1_Dout[10] is add141616:inst39|Dout[10]
--operation mode is arithmetic

S1_Dout[10]_carry_eqn = S1L31;
S1_Dout[10]_lut_out = R1_Dout[10] $ Q1_Dout[10] $ !S1_Dout[10]_carry_eqn;
S1_Dout[10] = DFFEAS(S1_Dout[10]_lut_out, clk, VCC, , , , , , );

--S1L51 is add141616:inst39|Dout[10]~125
--operation mode is arithmetic

S1L51 = CARRY(R1_Dout[10] & (Q1_Dout[10] # !S1L31) # !R1_Dout[10] & Q1_Dout[10] & !S1L31);


--U3_Dout[9] is dff15:inst43|Dout[9]
--operation mode is normal

U3_Dout[9]_lut_out = U1_Dout[9];
U3_Dout[9] = DFFEAS(U3_Dout[9]_lut_out, clk, !clear, , , , , , );


--S1_Dout[9] is add141616:inst39|Dout[9]
--operation mode is arithmetic

S1_Dout[9]_carry_eqn = S1L3;
S1_Dout[9]_lut_out = R1_Dout[9] $ Q1_Dout[9] $ S1_Dout[9]_carry_eqn;
S1_Dout[9] = DFFEAS(S1_Dout[9]_lut_out, clk, VCC, , , , , , );

--S1L31 is add141616:inst39|Dout[9]~129
--operation mode is arithmetic

S1L31 = CARRY(R1_Dout[9] & !Q1_Dout[9] & !S1L3 # !R1_Dout[9] & (!S1L3 # !Q1_Dout[9]));


--U3_Dout[8] is dff15:inst43|Dout[8]
--operation mode is normal

U3_Dout[8]_lut_out = U1_Dout[8];
U3_Dout[8] = DFFEAS(U3_Dout[8]_lut_out, clk, !clear, , , , , , );


--S1_Dout[8] is add141616:inst39|Dout[8]
--operation mode is arithmetic

S1_Dout[8]_carry_eqn = S1L4;
S1_Dout[8]_lut_out = R1_Dout[8] $ Q1_Dout[8] $ !S1_Dout[8]_carry_eqn;
S1_Dout[8] = DFFEAS(S1_Dout[8]_lut_out, clk, VCC, , , , , , );

--S1L3 is add141616:inst39|Dout[8]~133
--operation mode is arithmetic

S1L3 = CARRY(R1_Dout[8] & (Q1_Dout[8] # !S1L4) # !R1_Dout[8] & Q1_Dout[8] & !S1L4);


--U1_Dout[15] is dff15:inst41|Dout[15]
--operation mode is normal

U1_Dout[15]_lut_out = U2_Dout[15];
U1_Dout[15] = DFFEAS(U1_Dout[15]_lut_out, clk, !clear, , , , , , );


--R1_Dout[15] is sub141616:inst38|Dout[15]
--operation mode is normal

R1_Dout[15]_carry_eqn = R1L13;
R1_Dout[15]_lut_out = P1_Dout[15] $ N1_Dout[13] $ !R1_Dout[15]_carry_eqn;
R1_Dout[15] = DFFEAS(R1_Dout[15]_lut_out, clk, VCC, , , , , , );


--Q1_Dout[13] is sub131314:inst37|Dout[13]
--operation mode is normal

Q1_Dout[13]_carry_eqn = Q1L72;
Q1_Dout[13]_lut_out = B2_Dout[12] $ B1_Dout[12] $ !Q1_Dout[13]_carry_eqn;
Q1_Dout[13] = DFFEAS(Q1_Dout[13]_lut_out, clk, VCC, , , , , , );


--U1_Dout[14] is dff15:inst41|Dout[14]
--operation mode is normal

U1_Dout[14]_lut_out = U2_Dout[14];
U1_Dout[14] = DFFEAS(U1_Dout[14]_lut_out, clk, !clear, , , , , , );


--R1_Dout[14] is sub141616:inst38|Dout[14]
--operation mode is arithmetic

R1_Dout[14]_carry_eqn = R1L92;
R1_Dout[14]_lut_out = P1_Dout[14] $ N1_Dout[13] $ R1_Dout[14]_carry_eqn;
R1_Dout[14] = DFFEAS(R1_Dout[14]_lut_out, clk, VCC, , , , , , );

--R1L13 is sub141616:inst38|Dout[14]~123
--operation mode is arithmetic

R1L13 = CARRY(P1_Dout[14] & (!R1L92 # !N1_Dout[13]) # !P1_Dout[14] & !N1_Dout[13] & !R1L92);


--U1_Dout[13] is dff15:inst41|Dout[13]
--operation mode is normal

U1_Dout[13]_lut_out = U2_Dout[13];
U1_Dout[13] = DFFEAS(U1_Dout[13]_lut_out, clk, !clear, , , , , , );


--R1_Dout[13] is sub141616:inst38|Dout[13]
--operation mode is arithmetic

R1_Dout[13]_carry_eqn = R1L72;
R1_Dout[13]_lut_out = P1_Dout[13] $ N1_Dout[13] $ !R1_Dout[13]_carry_eqn;
R1_Dout[13] = DFFEAS(R1_Dout[13]_lut_out, clk, VCC, , , , , , );

--R1L92 is sub141616:inst38|Dout[13]~127
--operation mode is arithmetic

R1L92 = CARRY(P1_Dout[13] & N1_Dout[13] & !R1L72 # !P1_Dout[13] & (N1_Dout[13] # !R1L72));


--U1_Dout[12] is dff15:inst41|Dout[12]
--operation mode is normal

U1_Dout[12]_lut_out = U2_Dout[12];
U1_Dout[12] = DFFEAS(U1_Dout[12]_lut_out, clk, !clear, , , , , , );


--R1_Dout[12] is sub141616:inst38|Dout[12]
--operation mode is arithmetic

R1_Dout[12]_carry_eqn = R1L52;
R1_Dout[12]_lut_out = P1_Dout[12] $ N1_Dout[12] $ R1_Dout[12]_carry_eqn;
R1_Dout[12] = DFFEAS(R1_Dout[12]_lut_out, clk, VCC, , , , , , );

--R1L72 is sub141616:inst38|Dout[12]~131
--operation mode is arithmetic

R1L72 = CARRY(P1_Dout[12] & (!R1L52 # !N1_Dout[12]) # !P1_Dout[12] & !N1_Dout[12] & !R1L52);


--Q1_Dout[12] is sub131314:inst37|Dout[12]
--operation mode is arithmetic

Q1_Dout[12]_carry_eqn = Q1L52;
Q1_Dout[12]_lut_out = B2_Dout[12] $ B1_Dout[12] $ Q1_Dout[12]_carry_eqn;
Q1_Dout[12] = DFFEAS(Q1_Dout[12]_lut_out, clk, VCC, , , , , , );

--Q1L72 is sub131314:inst37|Dout[12]~109
--operation mode is arithmetic

Q1L72 = CARRY(B2_Dout[12] & (!Q1L52 # !B1_Dout[12]) # !B2_Dout[12] & !B1_Dout[12] & !Q1L52);


--U1_Dout[11] is dff15:inst41|Dout[11]
--operation mode is normal

U1_Dout[11]_lut_out = U2_Dout[11];
U1_Dout[11] = DFFEAS(U1_Dout[11]_lut_out, clk, !clear, , , , , , );


--R1_Dout[11] is sub141616:inst38|Dout[11]
--operation mode is arithmetic

R1_Dout[11]_carry_eqn = R1L32;
R1_Dout[11]_lut_out = P1_Dout[11] $ N1_Dout[11] $ !R1_Dout[11]_carry_eqn;
R1_Dout[11] = DFFEAS(R1_Dout[11]_lut_out, clk, VCC, , , , , , );

--R1L52 is sub141616:inst38|Dout[11]~135
--operation mode is arithmetic

R1L52 = CARRY(P1_Dout[11] & N1_Dout[11] & !R1L32 # !P1_Dout[11] & (N1_Dout[11] # !R1L32));


--Q1_Dout[11] is sub131314:inst37|Dout[11]
--operation mode is arithmetic

Q1_Dout[11]_carry_eqn = Q1L32;
Q1_Dout[11]_lut_out = B2_Dout[11] $ B1_Dout[11] $ !Q1_Dout[11]_carry_eqn;
Q1_Dout[11] = DFFEAS(Q1_Dout[11]_lut_out, clk, VCC, , , , , , );

--Q1L52 is sub131314:inst37|Dout[11]~113
--operation mode is arithmetic

Q1L52 = CARRY(B2_Dout[11] & B1_Dout[11] & !Q1L32 # !B2_Dout[11] & (B1_Dout[11] # !Q1L32));


--U1_Dout[10] is dff15:inst41|Dout[10]
--operation mode is normal

U1_Dout[10]_lut_out = U2_Dout[10];
U1_Dout[10] = DFFEAS(U1_Dout[10]_lut_out, clk, !clear, , , , , , );


--R1_Dout[10] is sub141616:inst38|Dout[10]
--operation mode is arithmetic

R1_Dout[10]_carry_eqn = R1L12;
R1_Dout[10]_lut_out = P1_Dout[10] $ N1_Dout[10] $ R1_Dout[10]_carry_eqn;
R1_Dout[10] = DFFEAS(R1_Dout[10]_lut_out, clk, VCC, , , , , , );

--R1L32 is sub141616:inst38|Dout[10]~139
--operation mode is arithmetic

R1L32 = CARRY(P1_Dout[10] & (!R1L12 # !N1_Dout[10]) # !P1_Dout[10] & !N1_Dout[10] & !R1L12);


--Q1_Dout[10] is sub131314:inst37|Dout[10]
--operation mode is arithmetic

Q1_Dout[10]_carry_eqn = Q1L12;
Q1_Dout[10]_lut_out = B2_Dout[10] $ B1_Dout[10] $ Q1_Dout[10]_carry_eqn;
Q1_Dout[10] = DFFEAS(Q1_Dout[10]_lut_out, clk, VCC, , , , , , );

--Q1L32 is sub131314:inst37|Dout[10]~117
--operation mode is arithmetic

Q1L32 = CARRY(B2_Dout[10] & (!Q1L12 # !B1_Dout[10]) # !B2_Dout[10] & !B1_Dout[10] & !Q1L12);


--U1_Dout[9] is dff15:inst41|Dout[9]
--operation mode is normal

U1_Dout[9]_lut_out = U2_Dout[9];
U1_Dout[9] = DFFEAS(U1_Dout[9]_lut_out, clk, !clear, , , , , , );


--R1_Dout[9] is sub141616:inst38|Dout[9]
--operation mode is arithmetic

R1_Dout[9]_carry_eqn = R1L91;
R1_Dout[9]_lut_out = P1_Dout[9] $ N1_Dout[9] $ !R1_Dout[9]_carry_eqn;
R1_Dout[9] = DFFEAS(R1_Dout[9]_lut_out, clk, VCC, , , , , , );

--R1L12 is sub141616:inst38|Dout[9]~143
--operation mode is arithmetic

R1L12 = CARRY(P1_Dout[9] & N1_Dout[9] & !R1L91 # !P1_Dout[9] & (N1_Dout[9] # !R1L91));


--Q1_Dout[9] is sub131314:inst37|Dout[9]
--operation mode is arithmetic

Q1_Dout[9]_carry_eqn = Q1L91;
Q1_Dout[9]_lut_out = B2_Dout[9] $ B1_Dout[9] $ !Q1_Dout[9]_carry_eqn;
Q1_Dout[9] = DFFEAS(Q1_Dout[9]_lut_out, clk, VCC, , , , , , );

--Q1L12 is sub131314:inst37|Dout[9]~121
--operation mode is arithmetic

Q1L12 = CARRY(B2_Dout[9] & B1_Dout[9] & !Q1L91 # !B2_Dout[9] & (B1_Dout[9] # !Q1L91));


--U1_Dout[8] is dff15:inst41|Dout[8]
--operation mode is normal

U1_Dout[8]_lut_out = U2_Dout[8];
U1_Dout[8] = DFFEAS(U1_Dout[8]_lut_out, clk, !clear, , , , , , );


--R1_Dout[8] is sub141616:inst38|Dout[8]
--operation mode is arithmetic

R1_Dout[8]_carry_eqn = R1L71;
R1_Dout[8]_lut_out = P1_Dout[8] $ N1_Dout[8] $ R1_Dout[8]_carry_eqn;