📄 rom.fit.qmsg
字号:
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" { } { } 0 0 "Fitter placement preparation operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" { } { } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" { } { } 0 0 "Fitter placement operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" { } { } 0 0 "Fitter placement was successful" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" { } { } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "4.032 ns register register " "Info: Estimated most critical path is register to register delay of 4.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[3\] 1 REG LAB_X29_Y7 9 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X29_Y7; Fanout = 9; REG Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state\[3\]'" { } { { "d:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rom" "UNKNOWN" "V1" "D:/rom/db/rom.quartus_db" { Floorplan "D:/rom/" "" "" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] } "NODE_NAME" } "" } } { "../altera/quartus51/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/quartus51/libraries/megafunctions/sld_hub.vhd" 1035 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.954 ns) + CELL(0.651 ns) 1.605 ns sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~13 2 COMB LAB_X29_Y9 1 " "Info: 2: + IC(0.954 ns) + CELL(0.651 ns) = 1.605 ns; Loc. = LAB_X29_Y9; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|sld_jtag_state_machine:jtag_state_machine\|state~13'" { } { { "d:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rom" "UNKNOWN" "V1" "D:/rom/db/rom.quartus_db" { Floorplan "D:/rom/" "" "1.605 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~13 } "NODE_NAME" } "" } } { "../altera/quartus51/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/quartus51/libraries/megafunctions/sld_hub.vhd" 1020 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.441 ns) + CELL(0.370 ns) 2.416 ns sld_hub:sld_hub_inst\|hub_tdo~448 3 COMB LAB_X29_Y9 1 " "Info: 3: + IC(0.441 ns) + CELL(0.370 ns) = 2.416 ns; Loc. = LAB_X29_Y9; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo~448'" { } { { "d:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rom" "UNKNOWN" "V1" "D:/rom/db/rom.quartus_db" { Floorplan "D:/rom/" "" "0.811 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~13 sld_hub:sld_hub_inst|hub_tdo~448 } "NODE_NAME" } "" } } { "../altera/quartus51/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/quartus51/libraries/megafunctions/sld_hub.vhd" 134 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.651 ns) 3.227 ns sld_hub:sld_hub_inst\|hub_tdo~450 4 COMB LAB_X29_Y9 1 " "Info: 4: + IC(0.160 ns) + CELL(0.651 ns) = 3.227 ns; Loc. = LAB_X29_Y9; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo~450'" { } { { "d:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rom" "UNKNOWN" "V1" "D:/rom/db/rom.quartus_db" { Floorplan "D:/rom/" "" "0.811 ns" { sld_hub:sld_hub_inst|hub_tdo~448 sld_hub:sld_hub_inst|hub_tdo~450 } "NODE_NAME" } "" } } { "../altera/quartus51/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/quartus51/libraries/megafunctions/sld_hub.vhd" 134 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.160 ns) + CELL(0.537 ns) 3.924 ns sld_hub:sld_hub_inst\|hub_tdo~454 5 COMB LAB_X29_Y9 1 " "Info: 5: + IC(0.160 ns) + CELL(0.537 ns) = 3.924 ns; Loc. = LAB_X29_Y9; Fanout = 1; COMB Node = 'sld_hub:sld_hub_inst\|hub_tdo~454'" { } { { "d:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rom" "UNKNOWN" "V1" "D:/rom/db/rom.quartus_db" { Floorplan "D:/rom/" "" "0.697 ns" { sld_hub:sld_hub_inst|hub_tdo~450 sld_hub:sld_hub_inst|hub_tdo~454 } "NODE_NAME" } "" } } { "../altera/quartus51/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/quartus51/libraries/megafunctions/sld_hub.vhd" 134 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 4.032 ns sld_hub:sld_hub_inst\|hub_tdo 6 REG LAB_X29_Y9 2 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 4.032 ns; Loc. = LAB_X29_Y9; Fanout = 2; REG Node = 'sld_hub:sld_hub_inst\|hub_tdo'" { } { { "d:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rom" "UNKNOWN" "V1" "D:/rom/db/rom.quartus_db" { Floorplan "D:/rom/" "" "0.108 ns" { sld_hub:sld_hub_inst|hub_tdo~454 sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } "" } } { "../altera/quartus51/libraries/megafunctions/sld_hub.vhd" "" { Text "D:/altera/quartus51/libraries/megafunctions/sld_hub.vhd" 134 -1 0 } } } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.317 ns ( 57.47 % ) " "Info: Total cell delay = 2.317 ns ( 57.47 % )" { } { } 0 0 "Total cell delay = %1!s! %2!s!" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.715 ns ( 42.53 % ) " "Info: Total interconnect delay = 1.715 ns ( 42.53 % )" { } { } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0} } { { "d:/altera/quartus51/bin/Report_Window_01.qrpt" "" { Report "d:/altera/quartus51/bin/Report_Window_01.qrpt" "Compiler" "rom" "UNKNOWN" "V1" "D:/rom/db/rom.quartus_db" { Floorplan "D:/rom/" "" "4.032 ns" { sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state[3] sld_hub:sld_hub_inst|sld_jtag_state_machine:jtag_state_machine|state~13 sld_hub:sld_hub_inst|hub_tdo~448 sld_hub:sld_hub_inst|hub_tdo~450 sld_hub:sld_hub_inst|hub_tdo~454 sld_hub:sld_hub_inst|hub_tdo } "NODE_NAME" } "" } } } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" { } { } 0 0 "Fitter routing operations beginning" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 4 " "Info: Average interconnect usage is 1% of the available device resources. Peak interconnect usage is 4%" { } { } 0 0 "Average interconnect usage is %1!d!%% of the available device resources. Peak interconnect usage is %2!d!%%" 0 0}
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -