⭐ 欢迎来到虫虫下载站! | 📦 资源下载 📁 资源专辑 ℹ️ 关于我们
⭐ 虫虫下载站

📄 wave_v.sdo

📁 典型事例
💻 SDO
📖 第 1 页 / 共 5 页
字号:
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (3.7:3.7:3.7))
      (HOLD datain (posedge clk) (1.5:1.5:1.5))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE inst2\|count\[10\]\~1104_I.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (80:80:80) (79.9:79.9:79.9))
        (PORT datab (130.6:130.6:130.6) (131:131:131))
        (PORT datac (131.5:131.5:131.5) (136.3:136.3:136.3))
        (PORT datad (127.3:127.3:127.3) (129.2:129.2:129.2))
        (IOPATH dataa combout (59:59:59) (59:59:59))
        (IOPATH datab combout (44.2:44.2:44.2) (44.2:44.2:44.2))
        (IOPATH datac combout (29.2:29.2:29.2) (29.2:29.2:29.2))
        (IOPATH datad combout (11.4:11.4:11.4) (11.4:11.4:11.4))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE inst2\|count\[10\]\~I.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (50.4:50.4:50.4) (52.2:52.2:52.2))
        (PORT datab (117.7:117.7:117.7) (121.4:121.4:121.4))
        (PORT datac (130.2:130.2:130.2) (134.1:134.1:134.1))
        (PORT datad (115:115:115) (119.2:119.2:119.2))
        (IOPATH dataa regin (73.8:73.8:73.8) (73.8:73.8:73.8))
        (IOPATH datab regin (60.7:60.7:60.7) (60.7:60.7:60.7))
        (IOPATH datac regin (47.8:47.8:47.8) (47.8:47.8:47.8))
        (IOPATH datad regin (30.9:30.9:30.9) (30.9:30.9:30.9))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE inst2\|count\[10\]\~I.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (89.8:89.8:89.8) (89.8:89.8:89.8))
        (PORT clk (145.6:145.6:145.6) (143.4:143.4:143.4))
        (IOPATH (posedge clk) regout (22.4:22.4:22.4) (22.4:22.4:22.4))
        (IOPATH (posedge aclr) regout (28.3:28.3:28.3) (28.3:28.3:28.3))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (3.7:3.7:3.7))
      (HOLD datain (posedge clk) (1.5:1.5:1.5))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE inst2\|LessThan\~410_I.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (113.7:113.7:113.7) (118:118:118))
        (PORT datab (102.5:102.5:102.5) (109.5:109.5:109.5))
        (PORT datac (130.6:130.6:130.6) (135.9:135.9:135.9))
        (IOPATH dataa combout (59:59:59) (59:59:59))
        (IOPATH datab combout (44.2:44.2:44.2) (44.2:44.2:44.2))
        (IOPATH datac combout (29.2:29.2:29.2) (29.2:29.2:29.2))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE inst2\|reduce_nor\~60_I.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (54.9:54.9:54.9) (55.3:55.3:55.3))
        (PORT datab (52.2:52.2:52.2) (52.8:52.8:52.8))
        (PORT datac (55:55:55) (57:57:57))
        (IOPATH dataa combout (59:59:59) (59:59:59))
        (IOPATH datab combout (44.2:44.2:44.2) (44.2:44.2:44.2))
        (IOPATH datac combout (29.2:29.2:29.2) (29.2:29.2:29.2))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE inst2\|LessThan\~411_I.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (130.8:130.8:130.8) (133.2:133.2:133.2))
        (PORT datab (150.3:150.3:150.3) (155.1:155.1:155.1))
        (PORT datac (44.2:44.2:44.2) (46.7:46.7:46.7))
        (PORT datad (41.6:41.6:41.6) (42.4:42.4:42.4))
        (IOPATH dataa combout (59:59:59) (59:59:59))
        (IOPATH datab combout (44.2:44.2:44.2) (44.2:44.2:44.2))
        (IOPATH datac combout (29.2:29.2:29.2) (29.2:29.2:29.2))
        (IOPATH datad combout (11.4:11.4:11.4) (11.4:11.4:11.4))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE inst2\|count\[11\]\~I.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (79.4:79.4:79.4) (79.3:79.3:79.3))
        (PORT datab (128.2:128.2:128.2) (131.1:131.1:131.1))
        (PORT datac (76.1:76.1:76.1) (77.9:77.9:77.9))
        (PORT datad (131.5:131.5:131.5) (130.9:130.9:130.9))
        (IOPATH dataa regin (73.8:73.8:73.8) (73.8:73.8:73.8))
        (IOPATH datab regin (60.7:60.7:60.7) (60.7:60.7:60.7))
        (IOPATH datac regin (47.8:47.8:47.8) (47.8:47.8:47.8))
        (IOPATH datad regin (30.9:30.9:30.9) (30.9:30.9:30.9))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE inst2\|count\[11\]\~I.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (89.8:89.8:89.8) (89.8:89.8:89.8))
        (PORT clk (145.6:145.6:145.6) (143.4:143.4:143.4))
        (IOPATH (posedge clk) regout (22.4:22.4:22.4) (22.4:22.4:22.4))
        (IOPATH (posedge aclr) regout (28.3:28.3:28.3) (28.3:28.3:28.3))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (3.7:3.7:3.7))
      (HOLD datain (posedge clk) (1.5:1.5:1.5))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE inst2\|clk\~248_I.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (53.9:53.9:53.9) (54.3:54.3:54.3))
        (PORT datad (132.8:132.8:132.8) (132.3:132.3:132.3))
        (IOPATH datab combout (44.2:44.2:44.2) (44.2:44.2:44.2))
        (IOPATH datad combout (11.4:11.4:11.4) (11.4:11.4:11.4))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE inst2\|clk\~244_I.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (126.8:126.8:126.8) (130.8:130.8:130.8))
        (PORT datab (120.4:120.4:120.4) (125.3:125.3:125.3))
        (PORT datad (110.6:110.6:110.6) (114.3:114.3:114.3))
        (IOPATH dataa combout (59:59:59) (59:59:59))
        (IOPATH datab combout (44.2:44.2:44.2) (44.2:44.2:44.2))
        (IOPATH datad combout (11.4:11.4:11.4) (11.4:11.4:11.4))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE inst2\|clk\~245_I.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (122.2:122.2:122.2) (127.4:127.4:127.4))
        (PORT datab (154.8:154.8:154.8) (157.3:157.3:157.3))
        (PORT datac (41.1:41.1:41.1) (44.4:44.4:44.4))
        (PORT datad (119.9:119.9:119.9) (123:123:123))
        (IOPATH dataa combout (59:59:59) (59:59:59))
        (IOPATH datab combout (44.2:44.2:44.2) (44.2:44.2:44.2))
        (IOPATH datac combout (29.2:29.2:29.2) (29.2:29.2:29.2))
        (IOPATH datad combout (11.4:11.4:11.4) (11.4:11.4:11.4))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE inst2\|clk\~246_I.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (41.3:41.3:41.3) (42.9:42.9:42.9))
        (PORT datab (53.5:53.5:53.5) (53.8:53.8:53.8))
        (PORT datac (154.9:154.9:154.9) (160.1:160.1:160.1))
        (PORT datad (132:132:132) (131.4:131.4:131.4))
        (IOPATH dataa combout (59:59:59) (59:59:59))
        (IOPATH datab combout (44.2:44.2:44.2) (44.2:44.2:44.2))
        (IOPATH datac combout (29.2:29.2:29.2) (29.2:29.2:29.2))
        (IOPATH datad combout (11.4:11.4:11.4) (11.4:11.4:11.4))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE inst2\|clk\~247_I.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datac (51.3:51.3:51.3) (54.5:54.5:54.5))
        (PORT datad (132.6:132.6:132.6) (132:132:132))
        (IOPATH datac combout (29.2:29.2:29.2) (29.2:29.2:29.2))
        (IOPATH datad combout (11.4:11.4:11.4) (11.4:11.4:11.4))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE inst2\|clk\~I.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (71.2:71.2:71.2) (71.7:71.7:71.7))
        (PORT datab (39.1:39.1:39.1) (40.5:40.5:40.5))
        (PORT datac (131.3:131.3:131.3) (136.1:136.1:136.1))
        (PORT datad (18.2:18.2:18.2) (18.2:18.2:18.2))
        (IOPATH dataa regin (73.8:73.8:73.8) (73.8:73.8:73.8))
        (IOPATH datab regin (60.7:60.7:60.7) (60.7:60.7:60.7))
        (IOPATH datac regin (47.8:47.8:47.8) (47.8:47.8:47.8))
        (IOPATH datad regin (30.9:30.9:30.9) (30.9:30.9:30.9))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE inst2\|clk\~I.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (89.8:89.8:89.8) (89.8:89.8:89.8))
        (PORT clk (145.6:145.6:145.6) (143.4:143.4:143.4))
        (IOPATH (posedge clk) regout (22.4:22.4:22.4) (22.4:22.4:22.4))
        (IOPATH (posedge aclr) regout (28.3:28.3:28.3) (28.3:28.3:28.3))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (3.7:3.7:3.7))
      (HOLD datain (posedge clk) (1.5:1.5:1.5))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE inst\|lpm_counter_component\|auto_generated\|counter_cella0.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (51.3:51.3:51.3) (52.7:52.7:52.7))
        (IOPATH dataa regin (73.8:73.8:73.8) (73.8:73.8:73.8))
        (IOPATH dataa cout0 (56.4:56.4:56.4) (56.4:56.4:56.4))
        (IOPATH dataa cout1 (57.5:57.5:57.5) (57.5:57.5:57.5))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE inst\|lpm_counter_component\|auto_generated\|counter_cella0.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (89.8:89.8:89.8) (89.8:89.8:89.8))
        (PORT clk (419.1:419.1:419.1) (421.1:421.1:421.1))
        (IOPATH (posedge clk) regout (22.4:22.4:22.4) (22.4:22.4:22.4))
        (IOPATH (posedge aclr) regout (28.3:28.3:28.3) (28.3:28.3:28.3))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (3.7:3.7:3.7))
      (HOLD datain (posedge clk) (1.5:1.5:1.5))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE inst\|lpm_counter_component\|auto_generated\|counter_cella1.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT dataa (50.4:50.4:50.4) (52.2:52.2:52.2))
        (IOPATH dataa regin (73.8:73.8:73.8) (73.8:73.8:73.8))
        (IOPATH cin0 regin (78.3:78.3:78.3) (78.3:78.3:78.3))
        (IOPATH cin1 regin (78.7:78.7:78.7) (78.7:78.7:78.7))
        (IOPATH dataa cout0 (56.4:56.4:56.4) (56.4:56.4:56.4))
        (IOPATH cin0 cout0 (7.8:7.8:7.8) (7.8:7.8:7.8))
        (IOPATH dataa cout1 (57.5:57.5:57.5) (57.5:57.5:57.5))
        (IOPATH cin1 cout1 (8:8:8) (8:8:8))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE inst\|lpm_counter_component\|auto_generated\|counter_cella1.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (89.8:89.8:89.8) (89.8:89.8:89.8))
        (PORT clk (419.1:419.1:419.1) (421.1:421.1:421.1))
        (IOPATH (posedge clk) regout (22.4:22.4:22.4) (22.4:22.4:22.4))
        (IOPATH (posedge aclr) regout (28.3:28.3:28.3) (28.3:28.3:28.3))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (3.7:3.7:3.7))
      (HOLD datain (posedge clk) (1.5:1.5:1.5))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE inst\|lpm_counter_component\|auto_generated\|counter_cella2.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (49.7:49.7:49.7) (50.9:50.9:50.9))
        (IOPATH datab regin (60.7:60.7:60.7) (60.7:60.7:60.7))
        (IOPATH cin0 regin (78.3:78.3:78.3) (78.3:78.3:78.3))
        (IOPATH cin1 regin (78.7:78.7:78.7) (78.7:78.7:78.7))
        (IOPATH datab cout0 (42.3:42.3:42.3) (42.3:42.3:42.3))
        (IOPATH cin0 cout0 (7.8:7.8:7.8) (7.8:7.8:7.8))
        (IOPATH datab cout1 (43.2:43.2:43.2) (43.2:43.2:43.2))
        (IOPATH cin1 cout1 (8:8:8) (8:8:8))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE inst\|lpm_counter_component\|auto_generated\|counter_cella2.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (89.8:89.8:89.8) (89.8:89.8:89.8))
        (PORT clk (419.1:419.1:419.1) (421.1:421.1:421.1))
        (IOPATH (posedge clk) regout (22.4:22.4:22.4) (22.4:22.4:22.4))
        (IOPATH (posedge aclr) regout (28.3:28.3:28.3) (28.3:28.3:28.3))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (3.7:3.7:3.7))
      (HOLD datain (posedge clk) (1.5:1.5:1.5))
    )
  )
  (CELL
    (CELLTYPE "cyclone_asynch_lcell")
    (INSTANCE inst\|lpm_counter_component\|auto_generated\|counter_cella3.lecomb)
    (DELAY
      (ABSOLUTE
        (PORT datab (50:50:50) (51.2:51.2:51.2))
        (IOPATH datab regin (60.7:60.7:60.7) (60.7:60.7:60.7))
        (IOPATH cin0 regin (78.3:78.3:78.3) (78.3:78.3:78.3))
        (IOPATH cin1 regin (78.7:78.7:78.7) (78.7:78.7:78.7))
        (IOPATH datab cout (58.3:58.3:58.3) (58.3:58.3:58.3))
        (IOPATH cin0 cout (17.8:17.8:17.8) (17.8:17.8:17.8))
        (IOPATH cin1 cout (15.7:15.7:15.7) (15.7:15.7:15.7))
      )
    )
  )
  (CELL
    (CELLTYPE "cyclone_lcell_register")
    (INSTANCE inst\|lpm_counter_component\|auto_generated\|counter_cella3.lereg)
    (DELAY
      (ABSOLUTE
        (PORT aclr (89.8:89.8:89.8) (89.8:89.8:89.8))
        (PORT clk (419.1:419.1:419.1) (421.1:421.1:421.1))
        (IOPATH (posedge clk) regout (22.4:22.4:22.4) (22.4:22.4:22.4))
        (IOPATH (posedge aclr) regout (28.3:28.3:28.3) (28.3:28.3:28.3))
      )
    )
    (TIMINGCHECK
      (SETUP datain (posedge clk) (3.7:3.7:3.7))
      (HOLD datain (posedge clk) (1.5:1.5:1.5))

⌨️ 快捷键说明

复制代码 Ctrl + C
搜索代码 Ctrl + F
全屏模式 F11
切换主题 Ctrl + Shift + D
显示快捷键 ?
增大字号 Ctrl + =
减小字号 Ctrl + -