v300ebg432_64_66.ucf

xilinx官方PCIcore 有详细说明文档

#
INST "PCI_CORE/PCI_LC/E/LOWER/T15"                       LOC = "TBUF_R9C48.0"  ;
INST "PCI_CORE/PCI_LC/E/LOWER/T14"                       LOC = "TBUF_R9C48.1"  ;
INST "PCI_CORE/PCI_LC/E/LOWER/T13"                       LOC = "TBUF_R10C48.0" ;
INST "PCI_CORE/PCI_LC/E/LOWER/T12"                       LOC = "TBUF_R10C48.1" ;
INST "PCI_CORE/PCI_LC/E/LOWER/T11"                       LOC = "TBUF_R11C48.0" ;
INST "PCI_CORE/PCI_LC/E/LOWER/T10"                       LOC = "TBUF_R11C48.1" ;
INST "PCI_CORE/PCI_LC/E/LOWER/T9"                        LOC = "TBUF_R12C48.0" ;
INST "PCI_CORE/PCI_LC/E/LOWER/T8"                        LOC = "TBUF_R12C48.1" ;
INST "PCI_CORE/PCI_LC/E/LOWER/T7"                        LOC = "TBUF_R13C48.0" ;
INST "PCI_CORE/PCI_LC/E/LOWER/T6"                        LOC = "TBUF_R13C48.1" ;
INST "PCI_CORE/PCI_LC/E/LOWER/T5"                        LOC = "TBUF_R14C48.0" ;
INST "PCI_CORE/PCI_LC/E/LOWER/T4"                        LOC = "TBUF_R14C48.1" ;
INST "PCI_CORE/PCI_LC/E/LOWER/T3"                        LOC = "TBUF_R15C48.0" ;
INST "PCI_CORE/PCI_LC/E/LOWER/T2"                        LOC = "TBUF_R15C48.1" ;
INST "PCI_CORE/PCI_LC/E/LOWER/T1"                        LOC = "TBUF_R16C48.0" ;
INST "PCI_CORE/PCI_LC/E/LOWER/T0"                        LOC = "TBUF_R16C48.1" ;
#
################################################################################
# Placement Constraints For Control Signal "NS" Functions
################################################################################
#
# **** NS_REQ **** (G, F, X)
INST "PCI_CORE/PCI_LC/MASTER/REQ/REQ1"                   LOC = "CLB_R15C45.S0" ;
INST "PCI_CORE/PCI_LC/MASTER/REQ/REQ3"                   LOC = "CLB_R15C45.S0" ;
INST "PCI_CORE/PCI_LC/MASTER/REQ/IREQ_I-"                LOC = "CLB_R15C45.S0" ;
#
# **** NS_DEVSEL **** (F, G, X)
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-DSEL/DSEL5"  LOC = "CLB_R15C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-DSEL/DSEL11" LOC = "CLB_R15C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-DSEL/DEVSEL" LOC = "CLB_R15C48.S0" ;
#
# **** NS_STOP **** (F, G, X)
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-STOP/STOP12" LOC = "CLB_R16C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-STOP/STOP13" LOC = "CLB_R16C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-STOP/STOP"   LOC = "CLB_R16C48.S0" ;
#
# **** NS_IRDY **** (F, G, X)
INST "PCI_CORE/PCI_LC/MASTER/IRDY/IRDY3"                 LOC = "CLB_R16C48.S1" ;
INST "PCI_CORE/PCI_LC/MASTER/IRDY/IRDY4"                 LOC = "CLB_R16C48.S1" ;
INST "PCI_CORE/PCI_LC/MASTER/IRDY/IIRDY_I-"              LOC = "CLB_R16C48.S1" ;
#
# **** NS_TRDY **** (G, F, X)
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-TRDY/TRDY10" LOC = "CLB_R17C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-TRDY/TRDY11" LOC = "CLB_R17C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-TRDY/TRDY"   LOC = "CLB_R17C48.S0" ;
#
# **** NS_FRAME **** (G, F, X)
INST "PCI_CORE/PCI_LC/MASTER/FRAME/FRAME3"               LOC = "CLB_R17C48.S1" ;
INST "PCI_CORE/PCI_LC/MASTER/FRAME/FRAME4"               LOC = "CLB_R17C48.S1" ;
INST "PCI_CORE/PCI_LC/MASTER/FRAME/IFRAME_I-"            LOC = "CLB_R17C48.S1" ;
#
# **** CE_FRAME **** (F)
INST "PCI_CORE/PCI_LC/MASTER/FRAME/FRAME_5"              LOC = "CLB_R17C47.S0" ;
#
# **** NS_ACK64 **** (F, G, X)
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-AK64/ACK5"   LOC = "CLB_R18C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-AK64/ACK11"  LOC = "CLB_R18C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-AK64/ACK64"  LOC = "CLB_R18C48.S0" ;
#
# **** NS_REQ64 **** (G, F, X)
INST "PCI_CORE/PCI_LC/MASTER/REQ64/REQ643"               LOC = "CLB_R18C48.S1" ;
INST "PCI_CORE/PCI_LC/MASTER/REQ64/REQ644"               LOC = "CLB_R18C48.S1" ;
INST "PCI_CORE/PCI_LC/MASTER/REQ64/IREQ64_I-"            LOC = "CLB_R18C48.S1" ;
#
# **** CE_REQ64 **** (F)
INST "PCI_CORE/PCI_LC/MASTER/REQ64/REQ645"               LOC = "CLB_R18C47.S0" ;
#
# **** NS_PERR **** (G, F, X)
INST "PCI_CORE/PCI_LC/PCI-PAR/PERR_1"                    LOC = "CLB_R21C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-PAR/PERR_2"                    LOC = "CLB_R21C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-PAR/LC_PERR"                   LOC = "CLB_R21C48.S0" ;
#
################################################################################
# Placement Constraints For Parity / Byte Enable "NS" Functions
################################################################################
#
# **** NS_PAR **** (G, F)
INST "PCI_CORE/PCI_LC/PCI-PAR/PAR_1"                     LOC = "CLB_R21C48.S1" ;
INST "PCI_CORE/PCI_LC/PCI-PAR/PAR_2"                     LOC = "CLB_R21C48.S1" ;
#
# **** NS_PAR64 **** (G, F)
INST "PCI_CORE/PCI_LC/PCI-PAR/PAR64_1"                   LOC = "CLB_R22C48.S1" ;
INST "PCI_CORE/PCI_LC/PCI-PAR/PAR64_2"                   LOC = "CLB_R22C48.S1" ;
#
# **** NS_CBE **** (F, G, F, G, F, G, F, G)
INST "PCI_CORE/PCI_LC/PCI-CBE/IO3/MAPF"                  LOC = "CLB_R19C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CBE/IO3/MAPG"                  LOC = "CLB_R19C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CBE/IO2/MAPF"                  LOC = "CLB_R19C48.S1" ;
INST "PCI_CORE/PCI_LC/PCI-CBE/IO2/MAPG"                  LOC = "CLB_R19C48.S1" ;
INST "PCI_CORE/PCI_LC/PCI-CBE/IO1/MAPF"                  LOC = "CLB_R20C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CBE/IO1/MAPG"                  LOC = "CLB_R20C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CBE/IO0/MAPF"                  LOC = "CLB_R20C48.S1" ;
INST "PCI_CORE/PCI_LC/PCI-CBE/IO0/MAPG"                  LOC = "CLB_R20C48.S1" ;
#
# **** NS_CBE64 **** (F, G, F, G, F, G, F, G)
INST "PCI_CORE/PCI_LC/PCI-CBE64/IO3/MAPF"                LOC = "CLB_R22C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CBE64/IO3/MAPG"                LOC = "CLB_R22C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CBE64/IO2/MAPF"                LOC = "CLB_R23C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CBE64/IO2/MAPG"                LOC = "CLB_R23C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CBE64/IO1/MAPF"                LOC = "CLB_R23C48.S1" ;
INST "PCI_CORE/PCI_LC/PCI-CBE64/IO1/MAPG"                LOC = "CLB_R23C48.S1" ;
INST "PCI_CORE/PCI_LC/PCI-CBE64/IO0/MAPF"                LOC = "CLB_R24C48.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CBE64/IO0/MAPG"                LOC = "CLB_R24C48.S0" ;
#
################################################################################
# Placement Constraints For Control Signal "OE" Functions
################################################################################
#
# **** OE_COMMON **** (G, F)
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-XOE/OTI_1"   LOC = "CLB_R16C47.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-XOE/OTI_3"   LOC = "CLB_R16C47.S0" ;
#
# **** OE_FRAME **** (G, F, X)
INST "PCI_CORE/PCI_LC/MASTER/OE_FRAME/OEF1"              LOC = "CLB_R17C47.S1" ;
INST "PCI_CORE/PCI_LC/MASTER/OE_FRAME/OEF2"              LOC = "CLB_R17C47.S1" ;
INST "PCI_CORE/PCI_LC/MASTER/OE_FRAME/OE_FRAME_INT"      LOC = "CLB_R17C47.S1" ;
#
# **** OE_REQ64 **** (G, F, X)
INST "PCI_CORE/PCI_LC/MASTER/OE_FRAME/OER1"              LOC = "CLB_R18C47.S1" ;
INST "PCI_CORE/PCI_LC/MASTER/OE_FRAME/OER2"              LOC = "CLB_R18C47.S1" ;
INST "PCI_CORE/PCI_LC/MASTER/OE_FRAME/OE_REQ64_INT"      LOC = "CLB_R18C47.S1" ;
#
# **** OE_ACK64 **** (G, F)
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-XOE/OAI_1"   LOC = "CLB_R19C47.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-XOE/OAI_3"   LOC = "CLB_R19C47.S0" ;
#
################################################################################
# Placement Constraints For Common Live Logic
################################################################################
#
# **** APERR_N **** (G, F, X)
INST "PCI_CORE/PCI_LC/PCI-PAR/APERR_1"                   LOC = "CLB_R19C47.S1" ;
INST "PCI_CORE/PCI_LC/PCI-PAR/APERR_2"                   LOC = "CLB_R19C47.S1" ;
INST "PCI_CORE/PCI_LC/PCI-PAR/APERR_N"                   LOC = "CLB_R19C47.S1" ;
#
# **** DATA_VLD **** (G, X, F, X)
INST "PCI_CORE/PCI_LC/DATA_VLD/MDV_MAP"                  LOC = "CLB_R15C47.S1" ;
INST "PCI_CORE/PCI_LC/DATA_VLD/MDV_FF"                   LOC = "CLB_R15C47.S1" ;
INST "PCI_CORE/PCI_LC/DATA_VLD/SDV_MAP"                  LOC = "CLB_R15C47.S1" ;
INST "PCI_CORE/PCI_LC/DATA_VLD/SDV_FF"                   LOC = "CLB_R15C47.S1" ;
#
# **** OUT_SEL **** (F, X, G, X)
INST "PCI_CORE/PCI_LC/OUT_SEL/OSEL3"                     LOC = "CLB_R15C47.S0" ;
INST "PCI_CORE/PCI_LC/OUT_SEL/OSEL_FF"                   LOC = "CLB_R15C47.S0" ;
INST "PCI_CORE/PCI_LC/OUT_SEL/OSEL4"                     LOC = "CLB_R15C47.S0" ;
INST "PCI_CORE/PCI_LC/OUT_SEL/OSEL64_FF"                 LOC = "CLB_R15C47.S0" ;
#
# **** EOT **** (G, F, X)
INST "PCI_CORE/PCI_LC/EOT/EOT0"                          LOC = "CLB_R15C46.S1" ;
INST "PCI_CORE/PCI_LC/EOT/EOT1"                          LOC = "CLB_R15C46.S1" ;
INST "PCI_CORE/PCI_LC/EOT/EOT_FF"                        LOC = "CLB_R15C46.S1" ;
#
# **** NEWDATA **** (G, F, X)
INST "PCI_CORE/PCI_LC/OUT_CE/ND1"                        LOC = "CLB_R18C46.S0" ;
INST "PCI_CORE/PCI_LC/OUT_CE/ND2"                        LOC = "CLB_R18C46.S0" ;
INST "PCI_CORE/PCI_LC/OUT_CE/NDFF"                       LOC = "CLB_R18C46.S0" ;
#
# **** PAR_CE **** (G, F, X)
INST "PCI_CORE/PCI_LC/OUT_CE/ZCEB1"                      LOC = "CLB_R18C46.S1" ;
INST "PCI_CORE/PCI_LC/OUT_CE/ZCEB2"                      LOC = "CLB_R18C46.S1" ;
INST "PCI_CORE/PCI_LC/OUT_CE/PAR_CE"                     LOC = "CLB_R18C46.S1" ;
#
################################################################################
# Placement Constraints For Target Live Logic
################################################################################
#
# **** PWIN **** (G, F, X, X)
INST "PCI_CORE/PCI_LC/PCI-CNTL/PWIN1"                    LOC = "CLB_R15C48.S1" ;
INST "PCI_CORE/PCI_LC/PCI-CNTL/PWIN2"                    LOC = "CLB_R15C48.S1" ;
INST "PCI_CORE/PCI_LC/PCI-CNTL/PWIN_FF"                  LOC = "CLB_R15C48.S1" ;
INST "PCI_CORE/PCI_LC/PCI-CNTL/PWIN64_FF"                LOC = "CLB_R15C48.S1" ;
#
# **** S_FIRST **** (G, F, X)
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-TRDY/SF3"    LOC = "CLB_R15C46.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-TRDY/SF4"    LOC = "CLB_R15C46.S0" ;
INST "PCI_CORE/PCI_LC/PCI-CNTL/PCI-OFCN/PCI-TRDY/S1FF"   LOC = "CLB_R15C46.S0" ;
#
################################################################################
# Placement Constraints For Initiator Live Logic
################################################################################
#
# **** S_TAR **** (G, X)
INST "PCI_CORE/PCI_LC/MASTER/S_TAR/S_TAR_MAP"            LOC = "CLB_R16C46.S1" ;
INST "PCI_CORE/PCI_LC/MASTER/S_TAR/S_TAR"                LOC = "CLB_R16C46.S1" ;
#
# **** FRAME TURN_ON **** (G)
INST "PCI_CORE/PCI_LC/MASTER/FRAME/FRAME2"               LOC = "CLB_R17C47.S0" ;
#
# **** REQ64 TURN_ON **** (G)
INST "PCI_CORE/PCI_LC/MASTER/REQ64/REQ642"               LOC = "CLB_R18C47.S0" ;
#
# **** M_FIRST **** (G, F, X)
INST "PCI_CORE/PCI_LC/MASTER/IRDY/MF1"                   LOC = "CLB_R16C47.S1" ;