nested_if.twr

实用的程序代码

--------------------------------------------------------------------------------
Xilinx TRACE, Version M1.4.12
Copyright (c) 1995-1997 Xilinx, Inc.  All rights reserved.

Design file:              nested_if.ncd
Physical constraint file: nested_if.pcf
Device,speed:             xc4005e,-2 (x1_0.86  PRELIMINARY)
Report level:             summary report
--------------------------------------------------------------------------------

WARNING:bastw:172 - No timing constraints found, doing advanced analysis with
   offsets.

================================================================================
Timing constraint: Default period analysis for net n265
 34 items analyzed, 0 timing errors detected.
 Minimum period is  17.325ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "n265"
 34 items analyzed, 0 timing errors detected.
 Minimum allowable offset is  13.392ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default path analysis
 6 items analyzed, 0 timing errors detected.
 Maximum delay is   3.933ns.
--------------------------------------------------------------------------------


All constraints were met.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 40 paths, 0 nets, and 40 connections (100.0% coverage)

Design statistics:
   Minimum period:  17.325ns (Maximum frequency:  57.720MHz)
   Maximum combinational path delay:   3.933ns
   Minimum input arrival time before clock:  13.392ns


Analysis completed Tue Jan  6 18:19:00 1998
--------------------------------------------------------------------------------