no_gsr.twr

来自「实用的程序代码」· TWR 代码 · 共 59 行

--------------------------------------------------------------------------------
Xilinx TRACE, Version M1.4.12
Copyright (c) 1995-1997 Xilinx, Inc.  All rights reserved.

Design file:              no_gsr.ncd
Physical constraint file: no_gsr.pcf
Device,speed:             xc4005e,-2 (x1_0.86  PRELIMINARY)
Report level:             summary report
--------------------------------------------------------------------------------

WARNING:bastw:172 - No timing constraints found, doing advanced analysis with
   offsets.

================================================================================
Timing constraint: Default period analysis for net n108
 24 items analyzed, 0 timing errors detected.
 Minimum period is   9.591ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET IN BEFORE analysis for clock "n108"
 8 items analyzed, 0 timing errors detected.
 Minimum allowable offset is   4.277ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default OFFSET OUT AFTER analysis for clock "n108"
 8 items analyzed, 0 timing errors detected.
 Maximum allowable offset is  15.798ns.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Default path analysis
 16 items analyzed, 0 timing errors detected.
 Maximum delay is  11.831ns.
--------------------------------------------------------------------------------


All constraints were met.


Timing summary:
---------------

Timing errors: 0  Score: 0

Constraints cover 48 paths, 0 nets, and 27 connections (100.0% coverage)

Design statistics:
   Minimum period:   9.591ns (Maximum frequency: 104.264MHz)
   Maximum combinational path delay:  11.831ns
   Minimum input arrival time before clock:   4.277ns
   Maximum output required time before clock:  15.798ns


Analysis completed Tue Jan  6 18:57:25 1998
--------------------------------------------------------------------------------