report_power.final.binary

来自「design compile synthesis user guide」· BINARY 代码 · 共 41 行

 
****************************************
Report : power
	-analysis_effort low
	-include_boundary_nets
Design : BINARY
Version: v3.2a-development
Date   : Fri Dec  2 14:11:54 1994
****************************************


Library(s) Used:

    class (File: /remote/cae3/ashu/DesignPower/DP_Tutorial/lib/class.db)


Operating Conditions: WCCOM   Library: class
Wire Loading Model Mode: top

Design           Wire Loading Model      Library
------------------------------------------------
BINARY                 10x10             class


Global Operating Voltage = 4.75 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 0.100000ff
    Time Units = 1ns
    Dynamic Power Units = 100nW    (derived from V,C,T units)
    Leakage Power Units = 1nW


  Cell Internal Power  = 797.3906 nW   (28%)
  Net Switching Power  =   2.0733 uW   (72%)
                         ---------
Total Dynamic Power    =   2.8707 uW  (100%)

Cell Leakage Power     =  24.0000 nW