verilog.csh

design compile synthesis user guide

#! /bin/csh

verilog -w -a -v library/verilog/class.v alarm_clock.v tb_alarm.v
awk -f verilog2tds.awk fnc.v > fnc.vec
dc_shell -f sdf.scr