comparator.v

来自「design compile synthesis user guide」· Verilog 代码 · 共 7 行

module Comparator (cp_out, ain, bin);
/* Comparator for 2 integer values */
output cp_out;
input [15:0] ain, bin;
   assign cp_out = ain < bin;
endmodule