_info

来自「一个非常好的dc使用书籍 一个非常好的dc使用书籍」· 代码 · 共 395 行

TXT
395 行
字号 
m255cModel TechnologydD:\quartus_30\quartus\tpi\mgc_oemvand1IbX`i<13lj^fD;?icjAze>3VzNO3AF7X_1hjETK^b?5423d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 222OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vand16II>;d4RhZGXhIk8F[OH0cb0V7;k:UFbX=dI@8dMBCcg`R2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 235OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vb17mux21IZ_JX45oZ9Bka]@F4;[Ng51VP_iZ<QfIRzj0iVCR0Ck`k2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 275OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vb5mux21I656ZX1k9VLh00A;EREoE]0V]k[Q0do31KD?^N@Xc8KNO2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 296OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vbmux21I7=jKaUIe@dJW6gAUi?CIZ3VKK`2c7`RKP<cGfVn`]IF^3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 264OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vdffeIObfkAgGDn1lmPfEnPggL;3VbfRjoOkme=iVP1:Y9bWX22d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 103OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_asynch_ioIE0Va]>Io`_5<7c4ccCLSd0V3:mc@M]KSe:hb1h@bS1>g0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 860OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_asynch_lcellIW5Q0Rj0QTjX@Yi8;hKC=Z2VZMMZdL8DU>X^OGVeMKde02d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 322OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_crcblockIQOLDl=]`=U2J>Q@9;Qagi1VQl313H7da1a[MCiPF_P4L2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 9019OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_dllIljgkM=Iz_^QiHBB>G38V41V>3JD<T[BljRNc^`>Doh0=0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 8727OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_ioIN[aZzLX66kL0SYTIMfEP?2VZf7CRUB9m5eFcdlI=Cz^42d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 1128OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_io_registerIAjMFH^5_DFiIDnJYRj^`51VAWaBbcYkkNmZbRZXOj81n3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 1024OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_jtagI8Wg3hjSMV?XhABif]]O5K1Vd2zUbCM?K_B8KmHoUa=`h3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 8996OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_lcellImX:<[m;e81]HnN[<Lm`cG3V4ASA3h<[<VBSVPRE0lJzM1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 801OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_lcell_registerIT?4jdMYg=NdWVPbznZ<D;1VK?9i9oiVnkAGbEV?3GioM1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 670OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_lvds_receiverIBaDeCd[SC[aThKB_=Q_GM2VCKNUjMV:BKFTf4UE0U>RT1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 4984OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_lvds_rx_parallel_registerI9IgFa>`_dof7N4Re0fgfC3VS4Nlo=ihz22Jm7YVXa6Pc2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 4893OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_lvds_transmitterINR9;OROPYXiD^6S?bk<J]2Vlho_7CJ5Z=l2C6[_i<D0j3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 4737OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_lvds_tx_out_blockI41ejIj6`0`O_mX7:=XjKR2V]WzT^h?8YgWP>oYG:FdJ<1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 4659OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_lvds_tx_parallel_registerITI[2`J@[BCOQ2S@?4=TUT3V>FYMB^Od83P1QYWTKUa;R0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 4554OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_mac_multIQ@i=RP3hH6URNV2EcR@Z40Vh`;aMLN>3JNWjEJ^7Bi[N2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 1287OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_mac_mult_internalI^_4J6YUP^T?X70gnME4fZ3Vi:hXKNg4fGY05eE;gU[BN3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 1440OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_mac_outInQ=OJdD=5L5HZRkOg63nM2VT:RRbgB[n4D6BMj=6gd4R2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 1601OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_mac_out_internalIaRl8;ClbZOdgW7U=Lz_Z<1VFEMeUZKJ`Rz9hh:4]^c@43d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 1888OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_mac_registerI;Mob71hTGVXfKLP1W4Q^f1V?ON6Yl0CY54KEn355U_X60d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 2199OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_pllI?<hJHnR:MinLcG92a]5NG2VBYH2cY8`_:?KKR^]2`jeD0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 5457OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_ram_blockI7XIQ=NZB6GIAS7XHDfP]V3VR3[K;9^1joBFZ`X2L:CV81d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 4004OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_ram_clearIMV6TGWWNC_FRKL:nN441Y0VdZ]6_>M@aHJD[R^:FKz:k1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 2889OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_ram_internalIUImP^9:9WbJ?>^;7RVP3f0VWQ5WI^GcJ]gFZe8<<dKOP1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 2916OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_ram_registerI4B>;:NQQngFJK7>:NSVFD0VSDm66h3oUH95nOe_No<JQ1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 2422OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vhcstratix_rublockIHjaORj:1S1`^H7C2TfXDQ3V_]f=1cMBbBGWFeIGeW8kR2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 9045OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vlatchIG2]XR5z8B[9>7Fn_bzX;P2V?bM4fiMgKVdP5AZI2bz313d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 146OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vm_cntrIF:XDHWP5<PQn:j<76j7eC1V`C:Yzni1I>kcmUa5?SHTg3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 5138OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vmux21IBdHQ18[WTBL3I=_k1W3;]0Vnh_FfTfHlij`a8[c<J:S<0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 199OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vn_cntrI7O>j2O6[54QKLHe;Vd3<?1VLVUU]YE5B_l44ej=lX]V62d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 5214OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vnmux21IjX[Le]4fm2dBaH3zRc@Pk3V=`iLkGKKm76E=a9@VaYXH0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 286OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0vpll_regIk9BZF3i;:GdLK9PfCm[M93Va:[10h]9z?A8P9kz4lAC:0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 5396OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0UPRIM_DFFEI[;K>MJZb38FkF?XVnXLbR3V5DjRajKIe059Tf3o5m9VO2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 31OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0n@p@r@i@m_@d@f@f@evscale_cntrI>Zc4Gdz4a4K0HEMJD3D@j2VTo9o]5hcKlk?;=<;<D51W3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v)L0 5290OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/hcstratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/hcstratix_atoms.v) -O0

_info - 源码说明

本页面展示了「一个非常好的dc使用书籍 一个非常好的dc使用书籍」中的 _info 源码文件，采用 编程语言编写，共 395 行代码。您可以在线阅读完整代码内容，也可以返回资源详情页下载完整源码包进行本地学习和开发。

虫虫下载站收录了大量与书籍相关的技术资源，包括源代码、技术文档、电路图等，是电子工程师和嵌入式开发者的专业学习平台。

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?