_info

来自「一个非常好的dc使用书籍 一个非常好的dc使用书籍」· 代码 · 共 515 行 · 第 1/2 页

TXT
515 行
字号
12
L0 15966OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_parity_4bIPBI7NofMdlCfkG^3?@e2I3Vm:doN8hH;:H>^aZWdKcGL3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 16023OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_parity_6bIzKgK_lk4kJaUT3;hojchN1V0Tc`DBzDd[;CeQ;eAG=o^2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 16094OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_parity_checkIB`_nN=noG8JP:]oW456e13VW>c76jSh`RQ1:D?nJ3N2Y0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 16177OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_pllI`K^;iLPM79927zTI^jzLZ1VRhZPJZAnE3:UO<FOd2Ui92d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 6665OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_reset_blockIn9I0JDDYeF`_hc]9kYCZb3V511_RYW@Y?KacQWA>2NPz3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 13460OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_rx_coreI1ond9b4:`aniIbj1:JHUf3V_AmDRGk7<347?a9]cWKSm1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 7410OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_t02I8@K`9lfc<9<<6;B]2eFa[1VzJ;zddjP6aFeoSLe1KGbW3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 15978OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_t11IV1aKlNG?L;iahHN7EDjeL2VQ2Qnm;nV=1gdPG6DJ3m@[1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 15990OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_t20IG5i[j_>jS5iKfo_b>I8Fj2VkQd3UhannJW7ffMXQYB:k1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 16002OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_tx_coreIknYI92GR2>1k5[JlDK>E]2VM:RFZg=gFnlzbl>G_^ibi1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 7141OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_xgm_dskw_smI0EcLGi0Dl1CjKCVoJ>KCO2Va0@nll`U<@b;^0GoiRUWd3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 13194OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_xgm_interfaceIjNF218g[E?W@3@`;RUD8N3V^KERddUkQlhJ1lYCZIBd`2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 13527OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_xgm_rx_smIgVoR4i`jU^AK>6HiSc[d13VR9Y>PAn]5g^`4j;V?fB`F3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 11187OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_xgm_tx_smI`VM9BDNbJ6cC^hMEkZNOM3V4V>?n8n]memWeKgS?G>i91d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 11760OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0vdeskew_ram_blockIFhbQzJS:G^iC8gh;=[<Ab1V`CWofhX;RUid82hk6J;gb3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 15655OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0vdffeI=ZemHhcIYjaHFS>7=;o711VbfRjoOkme=iVP1:Y9bWX22d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 2985OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0vdivide_by_twoIFLkMI5`>B?JFDF^MKB=J62V:7FLmfEMZc2]oM0>lzj>60d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 9787OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0vhssi_quadIc`M?7J7CU18z0aiIBHi1=2VXmh5g<hPIf4E;J4:b1RY;3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 1507OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0vm_cntrI;iXoXI`zeQJUFN1KJ>@880V`C:Yzni1I>kcmUa5?SHTg3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 3038OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0vmux4I;mRiFPNM>UO]CLO2kVhjU2VA@S1PdVPTgBB5cVN>^UMj2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 9772OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0vn_cntrISKXn^zIY0C^CkD5XHN]Fm3VLVUU]YE5B_l44ej=lX]V62d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 3114OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0vpll_regI_YRFH^HOd^bQJjA:RdceP3Va:[10h]9z?A8P9kz4lAC:0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 3294OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0UPRIM_DFFEI`UlQ08;CBh8?:1KPKFJ5X0V5DjRajKIe059Tf3o5m9VO2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 2913OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0n@p@r@i@m_@d@f@f@evscale_cntrIS^kQohH=Ue^m<O?nW53=Z2VTo9o]5hcKlk?;=<;<D51W3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 3190OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0vstratix_pllIcF0?ogXgSIkzbPk8eJ0Tj0V>`_=RYi9Ii]N<CCeXS3<k1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 3355OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0
12

_info - 源码说明

本页面展示了「一个非常好的dc使用书籍 一个非常好的dc使用书籍」中的 _info 源码文件，采用 编程语言编写，共 515 行代码。您可以在线阅读完整代码内容，也可以返回资源详情页下载完整源码包进行本地学习和开发。

虫虫下载站收录了大量与书籍相关的技术资源，包括源代码、技术文档、电路图等，是电子工程师和嵌入式开发者的专业学习平台。

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?