_info

来自「一个非常好的dc使用书籍 一个非常好的dc使用书籍」· 代码 · 共 515 行 · 第 1/2 页

TXT
515 行
字号
12
m255cModel TechnologydD:\quartus_30\quartus\tpi\mgc_oemvaltgxbI5Q0H?HNO?Q^;b`iJ:Q1zA1V`mobi<5]W@fI<T=z2^BDD0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 43OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_8b10b_decoderIP<fkmXfY=R2NIdbFA@8h03VKdGjUD=bQ42LzhDd3JnNT1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 14310OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_8b10b_encoderI[:g2m^4DR85_dPI8XTnOe3Vae?`OKH<=M3b7Lba0Fe563d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 14035OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_comp_fifoIUUimimdEUT6C3NV`9_8870V9OoVX=965Ti8dQYODId>F1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 14470OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_comp_fifo_coreIe2nTJd=b<IFkYWKVDJHRY1VKoA7CE@@INc`TIk9eGAlg3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 14623OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_comp_fifo_smIdJMM4R^[9<cZ[KHDEGo4?0V6AYV;AKnAUOK[8nl92Zl[1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 15258OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_dec_4bI_0inPkIgY]IWmFJzF5d0X2ViDaLeh[F;AX]8O_nPQAhk1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 14212OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_dec_6bI2Gl2]nA76704I[<PckMz?0VA6Ffni3CS1R41Yza?249Z1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 14253OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_deskew_fifoIIM892WkDSV1G6`me:kGYC3VU[_PD;WX511>ZIi9aW]>N2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 15371OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_enc_3bIOjY6X1kJ;HKC1X685gmQ[2VR8GVf6UAa[F]bOEn:`:KE2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 13892OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_enc_5bI<b1jm?zS[T0WSTJG:L;4e3V_nRiMHmQ^hdLYk65c>DjC2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 13958OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_hssi_receiverI2iI]o:Q1Azjchg`ifI;PV0VXZA4f1aHOd;czjkV5>MPC3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 9826OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_hssi_rx_a1a1a2a2_patdet_smIdAX`?RCfd<[@U8i7S8`UK3V?Kn4U[Bb=T;:4D@jH:4Ke1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 8357OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_hssi_rx_a1a2_align_smI^HVK1G^mFm>@]VZPc0>ii2VC163MbX5]52;mMeg:AVSm0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 8258OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_hssi_rx_a1a2_patdetIHO^TmWmKlbLCE>gW]=6<=0VIIKmJUH;K>eUe3ER^HNzk3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 8425OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_hssi_rx_serdesI[cl80]jhk>[[ZW:<`_HeW3VB8FzMLbh^leIzg09E^@7P3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 9427OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_hssi_rx_sync_smI@RC6ZTURcRMCi;3=Ykh7A3V88]DnI2Ak`hohB33HAzhW1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 7784OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_hssi_symbol_alignerIEJN^::6<bS1EBH]CmWV[[3VOQ`?:nO7De<H=FiC1iRY32d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 8596OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_hssi_transmitterIkXnj_:ejS^4VUkjo<=CFS0V11_M]_f`nNF82IBPo@We73d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 10824OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_hssi_tx_serdesICcl<W[m[HgB_[VOQhJJMi3VnfMa@If8NXSJolfOYBl?G1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 10692OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_hssi_word_alignerId3XIL>c8_k[QcaTY?iz0G3VY>XDAi>cLb2hS@cCEIzgn3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 9296OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_l04IVY8bE70J?aGK_UCGA?J6=3Vk63MFkX^CNY[N_3F>f<gH3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 15909OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_l13IjKMhQ:IT<`PZDYj`8<0;J3V4mnD8Mk2W2;b3EYJS1Yne3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 15921OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_l22I>Hhz_oG[8Jn4LmnO`mZjB1VPUYOXljmek^R4_[Z_m:7N3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 15936OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_l31I2gACNU^E]VX4QdS=B]3BX3VNCW<^U5I<7nQVVK:Kc>091d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)L0 15952OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/altgxb -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v) -O0valtgxb_l40IlFm4I06g]M8e_eFM8b6eL2VLARfhPcHB=>fn:V`Zmb>g1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratixgx_mf.v)
12

_info - 源码说明

本页面展示了「一个非常好的dc使用书籍 一个非常好的dc使用书籍」中的 _info 源码文件，采用 编程语言编写，共 515 行代码。您可以在线阅读完整代码内容，也可以返回资源详情页下载完整源码包进行本地学习和开发。

虫虫下载站收录了大量与书籍相关的技术资源，包括源代码、技术文档、电路图等，是电子工程师和嵌入式开发者的专业学习平台。

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?