📄 _info
字号:
m255cModel TechnologydD:\quartus_30\quartus\tpi\mgc_oemvand1IbX`i<13lj^fD;?icjAze>3VzNO3AF7X_1hjETK^b?5423d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 222OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vand16II>;d4RhZGXhIk8F[OH0cb0V7;k:UFbX=dI@8dMBCcg`R2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 235OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vb17mux21IZ_JX45oZ9Bka]@F4;[Ng51VP_iZ<QfIRzj0iVCR0Ck`k2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 275OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vb5mux21I656ZX1k9VLh00A;EREoE]0V]k[Q0do31KD?^N@Xc8KNO2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 296OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vbmux21I7=jKaUIe@dJW6gAUi?CIZ3VKK`2c7`RKP<cGfVn`]IF^3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 264OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vdffeIObfkAgGDn1lmPfEnPggL;3VbfRjoOkme=iVP1:Y9bWX22d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 103OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vlatchIG2]XR5z8B[9>7Fn_bzX;P2V?bM4fiMgKVdP5AZI2bz313d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 146OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vm_cntrIk^oYLc6bR4hR7Mmdg669=0V`C:Yzni1I>kcmUa5?SHTg3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 5144OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vmux21IBdHQ18[WTBL3I=_k1W3;]0Vnh_FfTfHlij`a8[c<J:S<0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 199OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vn_cntrIQimBo>k9mQ2:<8XQkkS7h3VLVUU]YE5B_l44ej=lX]V62d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 5220OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vnmux21IjX[Le]4fm2dBaH3zRc@Pk3V=`iLkGKKm76E=a9@VaYXH0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 286OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vpll_regIjMlba^KWQ1[[eVQJ3NggW1Va:[10h]9z?A8P9kz4lAC:0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 5402OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0UPRIM_DFFEI[;K>MJZb38FkF?XVnXLbR3V5DjRajKIe059Tf3o5m9VO2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 31OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0n@p@r@i@m_@d@f@f@evscale_cntrI<>9XF[3IDm:;dSzQ:<PH[2VTo9o]5hcKlk?;=<;<D51W3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 5296OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_asynch_ioI5cdP`2@Q>gg`ER2VSJVcZ3V6QzYbUnL2fo<afW0AWVN41d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 860OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_asynch_lcellIjaZaHEgj>lPWYkK?Wh=k51VQ@N1z?;C9H@I^5;jdJ8Ye0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 322OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_crcblockI;HiGhDBMjBeHnU4H`l>>^0V3GKCW84H4zD]FECXd_=?c2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 9025OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_dllI2l8KX5[CB<O5`J`MbQPF50V_P<aNnhd7:75Umj:1bF5L3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 8733OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_ioIIlHST:8adC:Q6f_?]XfMc1VgR`a6^K`[XgNSPfCJ71Ge0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 1128OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_io_registerI[YWKV1:M<X9JTbV_XcNVG2VH;c@K[8D^m;kQ]W>lHok83d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 1024OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_jtagI5ZL^8EB^oYHF:blVaVo_B3VmVlc3lcF5;WSCF=I_kzOT1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 9002OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_lcellI4>?L;P0i;8:@VgZ1f2EVX2Vc8WSK4BNY`^k2cT2joDea0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 801OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_lcell_registerIj>7jh0ziJQEbLCI86f<;N2VITHH:n[c5oK_ZAi<XCCYa0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 670OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_lvds_receiverIlCPXDMBJOVUQGk=51ZfPc1VQ6`fl=an_HdmSKAlI;?6U1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 4990OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_lvds_rx_parallel_registerIz=h5AnYm?oFGRfMjJD_FQ3VW`bVa9gT?2zIoKiikV@NX3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 4899OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_lvds_transmitterI4QbFoWLngG0LB<h]2VfbC2Vo4S0o6;2UROWz9STH7XHd2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 4743OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_lvds_tx_out_blockITzLIba:Lg3SY6TYPGWiJ?3V2`F9BHCOGF52AFbMIb2S01d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 4665OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_lvds_tx_parallel_registerIMh997K<]5E2C;ocj6@X7N3Vn@E]Gk47jAgj8;1W3C>l<0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 4560OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_mac_multIR@nAfo6XenSb=L1nJAoNz0V?VPRLBNC=RlYjWj70_Cz[0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 1287OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_mac_mult_internalI2a0IVLDlC:RRSn@`1b2341V;5lIT`lQ]l>QB;ZmR2K780d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 1440OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_mac_outI4Yj_k]]_0TLgD`9@;:KZK0V2Q845CdNFTdKCH3[ffHi52d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 1601OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_mac_out_internalIVbzbNUSc=S7o;J>VcW3b?1V<2od2NH=;_fENn_e6T^h<1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 1888OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_mac_registerI83Aj?W9LG_RTY=_Wz:3k41V6BiB_EG@UK0lHABMoXOGY1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 2199OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_pllI3`RZM_Xfi;B3IKHP6JSYG0V>`_=RYi9Ii]N<CCeXS3<k1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 5463OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_ram_blockIFiP164^zmJ862BHl?OOWc2V]D2<k;g`6ER8lNGW9Hl:b1d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 4010OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_ram_clearIZAQ`9FQJKPX>YlUAcE`i>2V4I41B]@`EmFPV6gdPS_:21d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 2889OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_ram_internalIXD[5Cod77@[]oFP[9FN1=1VD]Q^UN;>IJ5[`Y^2YWIZT0d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 2916OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_ram_registerIT6@R4AE4On3mmGC76Jnk02V=Yc;@7R=4j2B=Z62I4eLf2d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 2422OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0vstratix_rublockINm3Q?AIQkNA9h6lVR_G141V`f7Whz0Oe>_bn>0li@8RQ3d.FQuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v)L0 9051OV;L;5.7c;17r131o-93 -work D:/quartus_30/quartus/tpi/mgc_oem/libs/altera/Verilog/stratix -path QuartusIIVersion3.0($MODEL_TECH/../altera/Verilog/src/stratix_atoms.v) -O0
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -