📄 _primary.vhd
字号:
library verilog;use verilog.vl_types.all;entity apex20ke_io is generic( operation_mode : string := "input"; reg_source_mode : string := "none"; feedback_mode : string := "from_pin"; power_up : string := "low"; open_drain_output: string := "false" ); port( clk : in vl_logic; datain : in vl_logic; aclr : in vl_logic; preset : in vl_logic; ena : in vl_logic; oe : in vl_logic; devclrn : in vl_logic; devoe : in vl_logic; devpor : in vl_logic; padio : inout vl_logic; combout : out vl_logic; regout : out vl_logic );end apex20ke_io;
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -