📄 count_8.v
字号:
module count_8 (clk, reset, temp, q);
input clk, reset;
output temp;
output [7:0] q;
reg [7:0] q;
reg temp;
always @ (posedge clk or posedge reset)
begin
if (reset == 1)
begin
q <= 0;
temp <= 0;
end
else
begin
q = q + 1;
if (q == 8'h00)
temp <= ~temp;
end
end
endmodule
⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -