test_match_rec.fdo
来自「使用VERILOG实现QPSK信号的匹配滤波」· FDO 代码 · 共 15 行
FDO
15 行
## NOTE: Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Sat Jun 07 16:24:04 中国标准时间 2008
##
vlib work
vlog +acc "match_rec.v"
vlog +acc "test_match_rec.v"
vlog +acc "D:/Program/FPGA_software/ISE10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -L secureip -lib work test_match_rec glbl
do {test_match_rec_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {test_match_rec.udo}
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?