📄 d__program_fpga_software_modelsim_xilinx_lib_unisims_ver__info
字号:
dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 22366V=`U2oJXbdI?>29:GSP=BZ2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@f@i@f@o18vFIFO18_36IIQN1khSB[_J9GPad[PWBS2VlhD;8TDlRFLPggZ7KGND^1dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 22508VlhD;8TDlRFLPggZ7KGND^1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@f@i@f@o18_36vFIFO36IS63Zm>L6_NAP:ke0kFXG63V<5:KPThAX[GI@Gi4Y`agC2dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 22647V<5:KPThAX[GI@Gi4Y`agC2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@f@i@f@o36vFIFO36_72I^Nd>KM9Gd2J4G4:oD76Q`1VO8HZDlGkLnU>F7fkHd9H?3dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 22809VO8HZDlGkLnU>F7fkHd9H?3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@f@i@f@o36_72vFIFO36_72_EXPIVFKNb`;Qn_BBY=4_a0Q110V06DaW9Ih9G`4JEgV_FFOF3dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 22998V06DaW9Ih9G`4JEgV_FFOF3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@f@i@f@o36_72_@e@x@pvFIFO36_EXPIgik;_0X[mgb_0kBn2?Jz43V180@YTdjl[mV4T]8VV2?E3dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 23496V180@YTdjl[mV4T]8VV2?E3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@f@i@f@o36_@e@x@pvFMAPIZXi]T]?z2;V1=Va[Bbz:;2VVc_f7C]z]o5oMemfknzeH3dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 23823VVc_f7C]z]o5oMemfknzeH3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@f@m@a@pvFPGA_startupIC4Kf[kDZj_SY7gec9EfKk1V@f@nl21F>>f;]`BPA2U;N1dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 34420V@f@nl21F>>f;]`BPA2U;N1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@f@p@g@a_startupvFPGA_startup_VIRTEX4IV<f_<Vo[53gU>5OCnh<FF1VF2f`2YM>n<0DmMI8BICak2dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 35802VF2f`2YM>n<0DmMI8BICak2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@f@p@g@a_startup_@v@i@r@t@e@x4vFRAME_ECC_VIRTEX4IlUKJ1n5Fdb^9SXa4H^94l2VPA6C<zEmzD]^9TRcXRfHL3dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 23849VPA6C<zEmzD]^9TRcXRfHL3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x4vFRAME_ECC_VIRTEX5ILLYozlYlTQW42DFOG<fC:2Vf`^dd4:HN7kN1Z^aWGnah1dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 23877Vf`^dd4:HN7kN1Z^aWGnah1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@f@r@a@m@e_@e@c@c_@v@i@r@t@e@x5vGNDIzgL=omCX[8RT0GBT2?AB93V8F=?f<nSJG=a5X8lYz5b40dC:\Documents and Settings\userw1212132127FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_source.vL0 23917V8F=?f<nSJG=a5X8lYz5b40OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@n@dvGTIYzIBgRnfS>NYRkzIk_gzV1V56`<FYFkH=X7;ccL6KeUn3dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 990V56`<FYFkH=X7;ccL6KeUn3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@tvGT10I7Z:71i8gOcl7];b^KY[jc1Vl=1nIERAACnkXT=KG@A[:2dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 2037Vl=1nIERAACnkXT=KG@A[:2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10vGT10_10GE_4IPaDJ5oPS`XVU=eo<gZ5iR1VaHDb0<47[4k8:aXcc[URO1dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 3824VaHDb0<47[4k8:aXcc[URO1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_10@g@e_4vGT10_10GE_8I9WLLVNWOiEJ`a_L>IHW`P2VJ2Jh[@jojHN_DL]EVSUa[3dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 4143VJ2Jh[@jojHN_DL]EVSUa[3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_10@g@e_8vGT10_10GFC_4IVP:fC1lEl7T;aF^KP1AIB0Ve>22^0NU6<Od;NU5OUeIU0dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 4453Ve>22^0NU6<Od;NU5OUeIU0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_10@g@f@c_4vGT10_10GFC_8I4l=TRE;BCO`h=3Lo>I2M?1V_]EYXDW4MG8eC^>F0c?SW1dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 4771V_]EYXDW4MG8eC^>F0c?SW1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_10@g@f@c_8vGT10_AURORA_1IhCRgUPWFD^Y80imLcZ4]J0V`kU8b3Sl0gUJMlKSzkj`F3dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 5705V`kU8b3Sl0gUJMlKSzkj`F3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@a@u@r@o@r@a_1vGT10_AURORA_2IFi?hDI_?P:=XEKzOJbR_i1VO>hM]h@FhCOzJMFz=V_nK0dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 6027VO>hM]h@FhCOzJMFz=V_nK0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@a@u@r@o@r@a_2vGT10_AURORA_4IIj_AXUb6FD>lA1L7WQioC0V<jI<md:YTK5j]@@HD9KTa2dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 6349V<jI<md:YTK5j]@@HD9KTa2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@a@u@r@o@r@a_4vGT10_AURORAX_4I<BdkIN;VZLTKYVA^dUfT@1VBlPbUIn4ES^l5=gRoBE2Z3dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 5081VBlPbUIn4ES^l5=gRoBE2Z3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@a@u@r@o@r@a@x_4vGT10_AURORAX_8ISgBS3j1B7nM<:ILhzb8ML2VEGkZSk>WPJJ@>BP4UmL@12dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 5397VEGkZSk>WPJJ@>BP4UmL@12OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@a@u@r@o@r@a@x_8vGT10_CUSTOMIbM5fRomLX76O[lWR4nb6O1Vl4l<X=_B`CNdVWENVe`_I2dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 6671Vl4l<X=_B`CNdVWENVe`_I2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@c@u@s@t@o@mvGT10_INFINIBAND_1IcjbZ[Y^4NOD<cBahZbc;L1VJa<EnSJ3LKakf`5=8mbDS1dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 7020VJa<EnSJ3LKakf`5=8mbDS1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@i@n@f@i@n@i@b@a@n@d_1vGT10_INFINIBAND_2ILaOUkZbc5a=U;Jcem>Y^70V;h;:`JRb7>4WB6KUzKdS`2dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 7349V;h;:`JRb7>4WB6KUzKdS`2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@i@n@f@i@n@i@b@a@n@d_2vGT10_INFINIBAND_4Ic;4_`4V?6nQC=T8OHAFDo1Vc7fHLEN;3NL4iJkSD9[391dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 7678Vc7fHLEN;3NL4iJkSD9[391OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@i@n@f@i@n@i@b@a@n@d_4vGT10_OC192_4IOoz:Da4n`5h5^8<LJm:ND2V]=6zbPKP=X@zcihXi3lz_0dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 8007V]=6zbPKP=X@zcihXi3lz_0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@o@c192_4vGT10_OC192_8I2_`6g:OcTU5nD2f475gQL1VX1;okeARD[1Tl`>0j<bV62dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 8281VX1;okeARD[1Tl`>0j<bV62OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@o@c192_8vGT10_OC48_1IAf:0kS]AjE:GEjQMm]gH32VKa?n`]=A@]@TTKFZ:eS7@2dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 8547VKa?n`]=A@]@TTKFZ:eS7@2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@o@c48_1vGT10_OC48_2I3j?EjVD?ibgY27IG9dFOR2V?W@=X1NHk]Jdig>>zMMU[2dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 8830V?W@=X1NHk]Jdig>>zMMU[2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@o@c48_2vGT10_OC48_4InXe_Pk1Gn[>K<_V29z>LC1VjXWS2RGEYBe]]bZ:L^kd11dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 9113VjXWS2RGEYBe]]bZ:L^kd11OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@o@c48_4vGT10_PCI_EXPRESS_1IN8<<QaEL:G1YbjkO937ff1VcX26o@hZCdJA6<4SeO`3g1dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 9396VcX26o@hZCdJA6<4SeO`3g1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@p@c@i_@e@x@p@r@e@s@s_1vGT10_PCI_EXPRESS_2IH[QGU:N:dK0kTGEKnmM_T1V2[O=o@OLoSzkmYc[1[Vjh0dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 9725V2[O=o@OLoSzkmYc[1[Vjh0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@p@c@i_@e@x@p@r@e@s@s_2vGT10_PCI_EXPRESS_4INP[B6<oEUfLXTS0?gAch93V6X2RAlbAZb[f_]Gf`>ejZ1dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 10054V6X2RAlbAZb[f_]Gf`>ejZ1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@p@c@i_@e@x@p@r@e@s@s_4vGT10_SWIFTIGDC>;:_4RNg`a4Zi4E]bh3VOFBYjT7^`=OikgAc=bdJV1dC:\Documents and Settings\userw1212132283FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SmartWrapper_source.vL0 4395VOFBYjT7^`=OikgAc=bdJV1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@s@w@i@f@tvGT10_SWIFT_BITIke]f_YYzTz;eg133H=ohF0V]U=ZlL0>1=ohmHEDYKdfT0dC:\Documents and Settings\userw1212132283FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SmartWrapper_source.vL0 5393V]U=ZlL0>1=ohmHEDYKdfT0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@s@w@i@f@t_@b@i@tvGT10_XAUI_1IjBBn54D?dFR]2ZzIT9D@;3VZHf25E3eWD=`XAF?GSgF?1dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 10383VZHf25E3eWD=`XAF?GSgF?1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@x@a@u@i_1vGT10_XAUI_2I:5NG85YN6Ff?hYFHm8ezb3VQd=dhWCRMECWFa3h]?J_61dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 10712VQd=dhWCRMECWFa3h]?J_61OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_vern@g@t10_@x@a@u@i_2vGT10_XAUI_4Ia98KImHde552_zdj>X=KQ3VP_ahhFakkJ;?XlD4h^loJ2dC:\Documents and Settings\userw1212132288FD:\Program\FPGA_software\ModelSim\xilinx_lib\unisims_ver\unisims_ver_SMART_source.vL0 11041VP_ahhFakkJ;?XlD4h^loJ2OE;L;6.2b;35r1⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -