📄 d__program_fpga_software_modelsim_xilinx_lib_xilinxcorelib_ver__info
字号:
w1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 168247V=MRkdZ=o80;X<Ui>NLC`F2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@s@l@i@c@e_@b@u@f@t_@v5_0vC_MUX_SLICE_BUFT_V6_0ISX8zPiFaDKEG5Lj7h@5YE3VDdied0I<c?Df_T_:2=A8_1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 152478VDdied0I<c?Df_T_:2=A8_1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@s@l@i@c@e_@b@u@f@t_@v6_0vC_MUX_SLICE_BUFT_V7_0ILGJ<Cd_oLVCAVnBiKHDQ12VgY?9_Si59hba`l<_MFI3l2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 160216VgY?9_Si59hba`l<_MFI3l2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@s@l@i@c@e_@b@u@f@t_@v7_0vC_REG_FD_V2_0I7^kX9<3ZI7RL3=WG3Q3ai1VdkJ]8BUNE]af2M_V9N:812dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 129890VdkJ]8BUNE]af2M_V9N:812OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@r@e@g_@f@d_@v2_0vC_REG_FD_V3_0I<GD>ckoP3]8OI6B[gc3>23V7]CLhfIQ7cNVjNn@YAd=o0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 145280V7]CLhfIQ7cNVjNn@YAd=o0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@r@e@g_@f@d_@v3_0vC_REG_FD_V4_0I0XHEUom4SoZ^]nGZH`jY40Va6XkD>PPTHlDD0LKZNj3;2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 137609Va6XkD>PPTHlDD0LKZNj3;2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@r@e@g_@f@d_@v4_0vC_REG_FD_V5_0ILAogD2dEG3_Fb<ieUSQ[a3VL:alhZ628[R<iSfWI:98B1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 168305VL:alhZ628[R<iSfWI:98B1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@r@e@g_@f@d_@v5_0vC_REG_FD_V6_0I0lKGVLRYa85L@zHZOkJQF1V3@:AFY8`mHA>T9j;Y?TJB0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 152545V3@:AFY8`mHA>T9j;Y?TJB0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@r@e@g_@f@d_@v6_0vC_REG_FD_V7_0IY9bhoJaiE^eEgOJ8W^4^D2VG:4593L7DAMPF^e]]6;eR1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 160312VG:4593L7DAMPF^e]]6;eR1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@r@e@g_@f@d_@v7_0vC_REG_LD_V2_0IOTMfUKc>9RfB@QX>`dR7Q1Vn29Qal2I7ziD4?k@K9JC;3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 130219Vn29Qal2I7ziD4?k@K9JC;3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@r@e@g_@l@d_@v2_0vC_REG_LD_V3_0IE<1zXDAI0iKBRP0fT33b@0VF3nRBQ@LgNYb;P`?QdPfY3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 145609VF3nRBQ@LgNYb;P`?QdPfY3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@r@e@g_@l@d_@v3_0vC_REG_LD_V4_0Ih^KJAXgN5_I3lSh2WI>C62VF7L_OkGYHS9]?c]ATVZVP0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 137942VF7L_OkGYHS9]?c]ATVZVP0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@r@e@g_@l@d_@v4_0vC_REG_LD_V5_0I<dzKQ4M`hnZ>[3hOFm@o=0VaU1d^?Dc64oPoNGK`ae1m1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 168639VaU1d^?Dc64oPoNGK`ae1m1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@r@e@g_@l@d_@v5_0vC_REG_LD_V6_0ICZi0=WD0ln=YXg]TN0Rz:0VeP5Fgb:?]E6zlg;Z5O_EU1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 152894VeP5Fgb:?]E6zlg;Z5O_EU1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@r@e@g_@l@d_@v6_0vC_REG_LD_V7_0I_UBVc]eQiWPn>4_VDa`Xa3V]9]hBEmzSRiOg<C_mhnQ=1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 160690V]9]hBEmzSRiOg<C_mhnQ=1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@r@e@g_@l@d_@v7_0vC_SHIFT_FD_V2_0IY3e_nM_P:F=QR[PcG=96i0V@6CV9`eO;30aYieWYNZ`82dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 130551V@6CV9`eO;30aYieWYNZ`82OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@s@h@i@f@t_@f@d_@v2_0vC_SHIFT_FD_V3_0I^>E_2W_Ugj?Xz^B8[GT]f3Vf@3NP[cXKVg`=7a7cJgim2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 145941Vf@3NP[cXKVg`=7a7cJgim2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@s@h@i@f@t_@f@d_@v3_0vC_SHIFT_FD_V4_0I@7TDoaYSdG?32c[4jM4hJ2V621Jg9oHAE7WTRgY?3VUK3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 138274V621Jg9oHAE7WTRgY?3VUK3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@s@h@i@f@t_@f@d_@v4_0vC_SHIFT_FD_V5_0I@n`6S^=9XR>PmPI^VBGbZ1VC<WY[?;:6`ILi@MYDD^zS1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 168968VC<WY[?;:6`ILi@MYDD^zS1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@s@h@i@f@t_@f@d_@v5_0vC_SHIFT_FD_V6_0Ifm<T_M5[^5b??AYk;8]oX0VnA4G92`NL;;QJ<odk8X:G0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 153273VnA4G92`NL;;QJ<odk8X:G0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@s@h@i@f@t_@f@d_@v6_0vC_SHIFT_FD_V7_0IBD8[g1OUkj=gGCS5TW1A=1VFGXDM;=PE9nLAOG9dZ3:<3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 161097VFGXDM;=PE9nLAOG9dZ3:<3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@s@h@i@f@t_@f@d_@v7_0vC_SHIFT_RAM_V2_0Ii:76_=?nJH]ZOanFHVHNl3VMMzX9PBnk>V3RdEb7TM`[0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 130735VMMzX9PBnk>V3RdEb7TM`[0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@s@h@i@f@t_@r@a@m_@v2_0vC_SHIFT_RAM_V3_0I:@P`?f?CGQHkE7lm`T1Sj0VZ=o2^DIlM0_aOb3<BJQmL1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 146125VZ=o2^DIlM0_aOb3<BJQmL1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@s@h@i@f@t_@r@a@m_@v3_0vC_SHIFT_RAM_V4_0IDUiJVQH6z`Xk^MmP9<hb12V7E=?`0[fFWdnFO?o]zAN32dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 138458V7E=?`0[fFWdnFO?o]zAN32OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@s@h@i@f@t_@r@a@m_@v4_0vC_SHIFT_RAM_V5_0IR04:E910^f0UbAViJoVbo2VW`e;CHkA]h@eQD?OoETaZ3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 169169VW`e;CHkA]h@eQD?OoETaZ3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@s@h@i@f@t_@r@a@m_@v5_0vC_SHIFT_RAM_V6_0Ij`>QmnKSJSC0kgZXZn[N^1VE5NzaE6dn<cn;S;bXZbVi0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 153483VE5NzaE6dn<cn;S;bXZbVi0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@s@h@i@f@t_@r@a@m_@v6_0vC_SHIFT_RAM_V7_0I`k=a`P^O3BM3T5j[F^oWc0VM__@J@[^H8:NaClm`XFSa1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 161335VM__@J@[^H8:NaClm`XFSa1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@s@h@i@f@t_@r@a@m_@v7_0vC_SIN_COS_V4_0IP_zj=YYjNBI77Dm2YMCYg2VE20GAa]TjckC4i_TK5H<_0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 2794VE20GAa]TjckC4i_TK5H<_0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@s@i@n_@c@o@s_@v4_0vC_SIN_COS_V4_1IKoF1C>VVnVUl?MFl8Rco01Vmllgno=F4zWKf?zMgP0nK0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 5896Vmllgno=F4zWKf?zMgP0nK0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@s@i@n_@c@o@s_@v4_1vC_SIN_COS_V4_2IkAMzcCIm8<`6PaCLj^YK51V6[^W]z:Qnc8A2Yc[K34jK0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 5301V6[^W]z:Qnc8A2Yc[K34jK0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@s@i@n_@c@o@s_@v4_2vC_SIN_COS_V5_0IB8?eJ8dQZ;_lCl>42KH4O0VbJD5k3XBeUj49h5OO_OnE1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 4698VbJD5k3XBeUj49h5OO_OnE1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@s@i@n_@c@o@s_@v5_0vC_SIN_COS_V5_1I1O7GNUj02[BbMifbcNVcY1VD`W8UZYJo?F5MbZc7?5A>0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 21VD`W8UZYJo?F5MbZc7?5A>0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@s@i@n_@c@o@s_@v5_1vC_TWOS_COMP_V2_0IJ7KMAhOdV^YdQ`6:PIn>;3VQ:]ZITFX3o8X`19H;H93h3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 131071VQ:]ZITFX3o8X`19H;H93h3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@t@w@o@s_@c@o@m@p_@v2_0vC_TWOS_COMP_V3_0IbZ0NGo3S6Cb7zNoX?>c2=3VP`I8QFS_namR5z1BF69d^1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 146461VP`I8QFS_namR5z1BF69d^1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@t@w@o@s_@c@o@m@p_@v3_0vC_TWOS_COMP_V4_0Ioda>I@0dPSN0YzNc`nCcE3VeXOlcG0noSf=Z;F80jl6[2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 138795VeXOlcG0noSf=Z;F80jl6[2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@t@w@o@s_@c@o@m@p_@v4_0vC_TWOS_COMP_V5_0I=gBXFS^Hz>IEEio04^0L>1VaVI=7Y?;[N^PmVI4B:8QS1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 169506VaVI=7Y?;[N^PmVI4B:8QS1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@t@w@o@s_@c@o@m@p_@v5_0vC_TWOS_COMP_V6_0I[l_EG468hG5Xf<1GAIY?:1VI1PA7U=B[TO@Y⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -