📄 d__program_fpga_software_modelsim_xilinx_lib_xilinxcorelib_ver__info
字号:
VDCV_OBcgN13k0J=nnPR?X3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 166164VDCV_OBcgN13k0J=nnPR?X3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@i@t_@b@u@s_@v5_0vC_GATE_BIT_BUS_V6_0I0VmzY1F0Ekz;=Q70N=HA_1VGg?Eb0d[CJVdc7:G3=8:o3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 150308VGg?Eb0d[CJVdc7:G3=8:o3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@i@t_@b@u@s_@v6_0vC_GATE_BIT_BUS_V7_0I3nDO0^]=Nmc`6TE9j1d`P1V6O:h=7AYmHNo3d=lJZzW]3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 157901V6O:h=7AYmHNo3d=lJZzW]3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@i@t_@b@u@s_@v7_0vC_GATE_BIT_V2_0IPHU23=1c2ZVjP;jjg4COU1V4JenFXbak?KG_AMH10L3L2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 128621V4JenFXbak?KG_AMH10L3L2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@i@t_@v2_0vC_GATE_BIT_V3_0IcnAh_4o^^WcN5Q_2<9MRZ2VVY[Zg?UMdF3GKPOOLB9?W0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 143808VVY[Zg?UMdF3GKPOOLB9?W0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@i@t_@v3_0vC_GATE_BIT_V4_0IEOW>OL_iEo9T3AQVcJ<h70VJ07VIjHheWcK7i8kz:OV@3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 136137VJ07VIjHheWcK7i8kz:OV@3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@i@t_@v4_0vC_GATE_BIT_V5_0Id4AFJo<[@VM;f1hK;2dIU2VMUabl<8De4Gh3W5Ekon@m3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 166703VMUabl<8De4Gh3W5Ekon@m3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@i@t_@v5_0vC_GATE_BIT_V6_0I2KR[Bda2FZ332aO3_?Qzz2ViAZ9BQhQiPzL44YZz:lUA0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 150856ViAZ9BQhQiPzL44YZz:lUA0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@i@t_@v6_0vC_GATE_BIT_V7_0I;19J;Ymh5S;VR@Z55X:;f1VOBk9lekYiiXDh]F<5dG1o2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 158478VOBk9lekYiiXDh]F<5dG1o2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@i@t_@v7_0vC_GATE_BUS_V2_0ILJSjz1Gm]E^;Hki^RWKJm0VD]7L[5eH<bU^5WJ8C?B;B0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 129041VD]7L[5eH<bU^5WJ8C?B;B0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@u@s_@v2_0vC_GATE_BUS_V3_0I4W`]aaYT?a:mlg2Z^X6Z>0V?COao:]8@PeDe:0n[MG<83dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 144228V?COao:]8@PeDe:0n[MG<83OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@u@s_@v3_0vC_GATE_BUS_V4_0IAk8UKjc?CU4Rgd0mM;N583Vn8EoaFOI^LHSdMFKj>O5z1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 136557Vn8EoaFOI^LHSdMFKj>O5z1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@u@s_@v4_0vC_GATE_BUS_V5_0I^^A]6o=Am6EmVkC:g1c=]1V>EdZ@lPYjZ3EOnIf4gXe63dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 167255V>EdZ@lPYjZ3EOnIf4gXe63OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@u@s_@v5_0vC_GATE_BUS_V6_0I[]B^nWWo:GX?7mE@W4bIW0VM=Lzm5^jhd`2YCkSVMP]X0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 151417VM=Lzm5^jhd`2YCkSVMP]X0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@u@s_@v6_0vC_GATE_BUS_V7_0Ifk[n>A8I6KkWHVgUBD8W^2VC[1czO=R^TG]d5jCKWeJU2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 159039VC[1czO=R^TG]d5jCKWeJU2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@u@s_@v7_0vC_MUX_BIT_V2_0IMT@^Ii8fRB6@k@QAI_PPE3ViCgmRk^z4Vomg1UP:PJUE2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 129398ViCgmRk^z4Vomg1UP:PJUE2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@b@i@t_@v2_0vC_MUX_BIT_V3_0IZ]d`SN>KgYDgYBmFH=lN52V@5]b^XCQ[0gWZ==c5P`k81dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 144585V@5]b^XCQ[0gWZ==c5P`k81OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@b@i@t_@v3_0vC_MUX_BIT_V4_0IUYHZf0b[NQd^ZLXnMc3W^0VacmB766K]6_1<;mKAN:JS0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 136914VacmB766K]6_1<;mKAN:JS0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@b@i@t_@v4_0vC_MUX_BIT_V5_0IlZ5`8ccl0BhXo5S2hdbB_1V<zMH_GG<I:F1kgZY3^@Sh1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 167612V<zMH_GG<I:F1kgZY3^@Sh1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@b@i@t_@v5_0vC_MUX_BIT_V6_0IOQL4h`ae@`XGb0lkVIHnB1Vldd:]4Lhif:K`Ec_9Ez;20dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 151783Vldd:]4Lhif:K`Ec_9Ez;20OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@b@i@t_@v6_0vC_MUX_BIT_V7_0I=EQj^U@7N2Y^aOS4U:ej02VLWEXeEkRR0`VE5UOejAzU3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 159434VLWEXeEkRR0`VE5UOejAzU3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@b@i@t_@v7_0vC_MUX_BUS_V2_0IXOO:o@chC88HYbScIhXNi2V88B`]GV:=8I8C?_aKkf:k3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 129587V88B`]GV:=8I8C?_aKkf:k3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@b@u@s_@v2_0vC_MUX_BUS_V3_0IMl4I7kGRkQ53M<X7UIQCP1Vd3j89dW2@?Anc9?5ShF@`2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 144783Vd3j89dW2@?Anc9?5ShF@`2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@b@u@s_@v3_0vC_MUX_BUS_V4_0IhZE3=0R0l843:8Y9QAO;40Vjldl``jF`EK2h=bfzS>nA1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 137112Vjldl``jF`EK2h=bfzS>nA1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@b@u@s_@v4_0vC_MUX_BUS_V5_0IML5:KJkBCK<hFT4Ffo;102VhcCb_9c6d@i8hHTUQD]9G3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 167809VhcCb_9c6d@i8hHTUQD]9G3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@b@u@s_@v5_0vC_MUX_BUS_V6_0IoRcJK=QfkiRSEJFUOV;Z;3VNaVFco9lGi`6<i_l2>Q842dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 152012VNaVFco9lGi`6<i_l2>Q842OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@b@u@s_@v6_0vC_MUX_BUS_V7_0IEz7H@DC7Q2JK@KGE=DN1?2VCl9zJIi;Z11@2[7nSz;WO0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 159692VCl9zJIi;Z11@2[7nSz;WO0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@b@u@s_@v7_0vC_MUX_SLICE_BUFE_V2_0IL`NO8jb_O_H65IfjARoXO0VEC:0V;3Z:Xj4AiF9Zh@hH3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 129782VEC:0V;3Z:Xj4AiF9Zh@hH3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@s@l@i@c@e_@b@u@f@e_@v2_0vC_MUX_SLICE_BUFE_V3_0IZ6_SF7RD2n2;BW;@=Mlbk1V]bm:U`?^0mZ7=zFPV1Yec3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 145172V]bm:U`?^0mZ7=zFPV1Yec3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@s@l@i@c@e_@b@u@f@e_@v3_0vC_MUX_SLICE_BUFE_V4_0IBFJNJJA5CZaY4@`DGUoSD0V=1UBoVIL<CGdhI;n0O0Xn0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 137501V=1UBoVIL<CGdhI;n0O0Xn0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@s@l@i@c@e_@b@u@f@e_@v4_0vC_MUX_SLICE_BUFE_V5_0IVPzUSR;M1CY>5zdcoCd:f2V80AFfnezWED][99]B@SYQ2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 168196V80AFfnezWED][99]B@SYQ2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@s@l@i@c@e_@b@u@f@e_@v5_0vC_MUX_SLICE_BUFE_V6_0IfkBho0iOoWloQHKAJ;Z1m3VVazX2@0nCb2o05PlR?kY93dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 152418VVazX2@0nCb2o05PlR?kY93OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@s@l@i@c@e_@b@u@f@e_@v6_0vC_MUX_SLICE_BUFE_V7_0I]Fmh7^hMGLoRAOX0>6=373VRCckz<_2_a:eONK^3RHBD1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 160127VRCckz<_2_a:eONK^3RHBD1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@s@l@i@c@e_@b@u@f@e_@v7_0vC_MUX_SLICE_BUFT_V2_0IS5n?kdHm4neRgROAH?]AN1V`ZZX<AKH>9>5X0dfmAQ?W2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 129833V`ZZX<AKH>9>5X0dfmAQ?W2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@s@l@i@c@e_@b@u@f@t_@v2_0vC_MUX_SLICE_BUFT_V3_0IQ`5TV7BV76DiIGbIW87m_2V]XHWQKgiMaFADMoL9OP_G0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 145223V]XHWQKgiMaFADMoL9OP_G0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@s@l@i@c@e_@b@u@f@t_@v3_0vC_MUX_SLICE_BUFT_V4_0If91JTXh8HUo0X;ZEZK2:<3V`^bI0C5_foFEf9Q_HF[mc3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 137552V`^bI0C5_foFEf9Q_HF[mc3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@m@u@x_@s@l@i@c@e_@b@u@f@t_@v4_0vC_MUX_SLICE_BUFT_V5_0I=SoF`><c_eC<ooQ@M@b[S3V=MRkdZ=o80;X<Ui>NLC`F2dC:\Documents and Settings\user⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -