📄 d__program_fpga_software_modelsim_xilinx_lib_xilinxcorelib_ver__info
字号:
vC_COMPARE_V5_0I_NRhP4mNHmFbO_102Sj5X3V;oQ@f:GX^MK<XHgDIQRfZ2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 164262V;oQ@f:GX^MK<XHgDIQRfZ2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@c@o@m@p@a@r@e_@v5_0vC_COMPARE_V6_0IUYVTG9Le96]C4Nk;^1^?W2V87eX>IjnEK1B;_FQdcoT73dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 148357V87eX>IjnEK1B;_FQdcoT73OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@c@o@m@p@a@r@e_@v6_0vC_COMPARE_V7_0IU=baChIji27d87JWdT>dj1VQB@TZaA=IhM07E9oYDmo53dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 155861VQB@TZaA=IhM07E9oYDmo53OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@c@o@m@p@a@r@e_@v7_0vC_COUNTER_BINARY_V2_0I`:]H<=ENnLTAeDB8`7@bj0V0R8cEkPBobj3K`KY_PGP?3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 126604V0R8cEkPBobj3K`KY_PGP?3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@c@o@u@n@t@e@r_@b@i@n@a@r@y_@v2_0vC_COUNTER_BINARY_V3_0If6Fo0dlMUBk94KXXb1@Bl2Vb78RXTbA3:O13z9=M_hW@3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 141788Vb78RXTbA3:O13z9=M_hW@3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@c@o@u@n@t@e@r_@b@i@n@a@r@y_@v3_0vC_COUNTER_BINARY_V4_0IdAS^OhckG0O?4jfdZ8>Am3Vl^egCn3ELZEk3WY9ST04U1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 134953Vl^egCn3ELZEk3WY9ST04U1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@c@o@u@n@t@e@r_@b@i@n@a@r@y_@v4_0vC_COUNTER_BINARY_V5_0Ie@`HYTWXlLTaiee_j<74R0VjD7U:CD@PDEM]W_QHfNjl0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 165485VjD7U:CD@PDEM]W_QHfNjl0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@c@o@u@n@t@e@r_@b@i@n@a@r@y_@v5_0vC_COUNTER_BINARY_V6_0IhIn2FzP9;fJm0C9`P=>P10Vn`X2knA3BeP1cIRNZ19_@2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 149589Vn`X2knA3BeP1cIRNZ19_@2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@c@o@u@n@t@e@r_@b@i@n@a@r@y_@v6_0vC_COUNTER_BINARY_V7_0I96cL[mk9hfHLb<=XUhle61Vn8gKEI?K^>:G2KihAl=QE3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 157122Vn8gKEI?K^>:G2KihAl=QE3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@c@o@u@n@t@e@r_@b@i@n@a@r@y_@v7_0vC_DA_1D_DCT_V2_1I0O>8:c^:e?dBKQ0jX8eBN0V8h;0hae7Fo^hnh@M1>Iz71dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 7460V8h;0hae7Fo^hnh@M1>Iz71OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@a_1@d_@d@c@t_@v2_1vC_DA_2D_DCT_V2_0IFLUeT`H=K`m<7i;[nA;3?0V8L@>Khoa@oza9GLZJBC@o3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 7015V8L@>Khoa@oza9GLZJBC@o3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@a_2@d_@d@c@t_@v2_0vC_DA_FIR_V6_0I5><S<S5302kIPVBc9EglY1V<nY]2kMIAmcA?fQEYA::Z1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 8524V<nY]2kMIAmcA?fQEYA::Z1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@a_@f@i@r_@v6_0vC_DA_FIR_V7_0Iizo@OnZa:STO78:_hQ^F33V[nb`]Tm<U<8JQkfHd_Jbo1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 11862V[nb`]Tm<U<8JQkfHd_Jbo1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@a_@f@i@r_@v7_0vC_DA_FIR_V8_0I9k^F3SR5dOMoI>5@ZnW712V1hfc^;K8TCV;FM=Ih3O[J0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 9508V1hfc^;K8TCV;FM=Ih3O[J0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@a_@f@i@r_@v8_0vC_DA_FIR_V9_0IJ::H8[C]5zoV@j0n8a`o53VnAzZhjhVHT2Q8?iQG_mDn1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 10685VnAzZhjhVHT2Q8?iQG_mDn1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@a_@f@i@r_@v9_0vC_DDS_V4_0I=II6=Oo_Am9`gAmdVBXzz1V52ZS;Uc_cjd3l4W>d1H=70dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 2153V52ZS;Uc_cjd3l4W>d1H=70OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@d@s_@v4_0vC_DDS_V4_1Ia5YX0L;MLKE5OP?eI<FZ^1VWk80HVR8Oe<_]D@2O4I<O2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 621VWk80HVR8Oe<_]D@2O4I<O2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@d@s_@v4_1vC_DECODE_BINARY_V2_0I5NI0lF:cE;M@U`M9k=@BA3VzTPF;fE[LMegl[2fgk2zh1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 127005VzTPF;fE[LMegl[2fgk2zh1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@e@c@o@d@e_@b@i@n@a@r@y_@v2_0vC_DECODE_BINARY_V3_0I4VYZ2<@TjGSc8ZDjhOJ8O2V3f9iTO9JE>O>Ib1^:hJ[<1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 142192V3f9iTO9JE>O>Ib1^:hJ[<1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@e@c@o@d@e_@b@i@n@a@r@y_@v3_0vC_DECODE_BINARY_V4_0IA1RkndY2Dz8m7a8BLUSV92VBb9bCjYgMFRU`W1>>Xg:D3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 135357VBb9bCjYgMFRU`W1>>Xg:D3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@e@c@o@d@e_@b@i@n@a@r@y_@v4_0vC_DECODE_BINARY_V5_0I;>kAMFekZF3_nmSDnS2Ck1VODgT5A2aK3A9oWZh_8Nlz3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 165922VODgT5A2aK3A9oWZh_8Nlz3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@e@c@o@d@e_@b@i@n@a@r@y_@v5_0vC_DECODE_BINARY_V6_0Ii]9`^I2amAmS7_@hXmg;<0VE5^G_51b42G4lG;aBeN4M2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 150056VE5^G_51b42G4lG;aBeN4M2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@e@c@o@d@e_@b@i@n@a@r@y_@v6_0vC_DECODE_BINARY_V7_0IW2YjGLn64bPY5o;R1fLB:0V>VXbajgEAOE<m5DJ;PV_F1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 157620V>VXbajgEAOE<m5DJ;PV_F1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@e@c@o@d@e_@b@i@n@a@r@y_@v7_0vC_DIST_MEM_V2_0IP?MSRRDTO0SgF0=z=ai^G2VPCj;dghJEia_]Y4Y9A?EB3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 127250VPCj;dghJEia_]Y4Y9A?EB3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@i@s@t_@m@e@m_@v2_0vC_DIST_MEM_V3_0Ih@8eXcHakb`]d2ao`XU4z1VXX1Y7F[FH`lS<zF3i=`=F1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 142437VXX1Y7F[FH`lS<zF3i=`=F1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@i@s@t_@m@e@m_@v3_0vC_DIST_MEM_V4_0I3GGhbE^]V<_KH4ejJBLPS3VaIjhJZgHQR]naXHL?U@8K2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 121403VaIjhJZgHQR]naXHL?U@8K2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@i@s@t_@m@e@m_@v4_0vC_DIST_MEM_V4_1I^6PeI;>hz`A8:mC=U`H=02V7E=8zORYL5ecTmENP2:Q23dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 131560V7E=8zORYL5ecTmENP2:Q23OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@i@s@t_@m@e@m_@v4_1vC_DIST_MEM_V5_0Ig8CY`BUbEg3[G@2HP=>VR3VZkzGH^oM6R2k1jPHm9a3Z0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 119570VZkzGH^oM6R2k1jPHm9a3Z0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@i@s@t_@m@e@m_@v5_0vC_DIST_MEM_V5_1I5XQzMfIJ9f5WdilaanMjh0V`bSAQo2jj]TF5hbOlX3ih1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 99434V`bSAQo2jj]TF5hbOlX3ih1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@i@s@t_@m@e@m_@v5_1vC_DIST_MEM_V6_0I?FgXfoKDcGXL`?=P]Qg]Z3VElB]=6J0UVk@hh]Y6UjG^1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 122302VElB]=6J0UVk@hh]Y6UjG^1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@i@s@t_@m@e@m_@v6_0vC_DIST_MEM_V7_0IEVMd_8F2BWbE3jTP_1^S72VY^TM[IQ4V@76c6[HkXLe71dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 120498VY^TM[IQ4V@76c6[HkXLe71OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@i@s@t_@m@e@m_@v7_0vC_DIST_MEM_V7_1Ief4`JmW;=:]ki9j]F64DU1ViJ@XdiR_BmcnFTA8C`k?F2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 123234ViJ@XdiR_BmcnFTA8C`k?F2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@d@i@s@t_@m@e@m_@v7_1vC_EFF_V4_1I9F;3OPEVO:Pe1Mk;2T[g^2VY5ADULi]kfaJT@I:k`iL<3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 1069VY5ADULi]kfaJT@I:k`iL<3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@e@f@f_@v4_1vC_GATE_BIT_BUS_V2_0I?`Cgj7;:^jaL1kTTM0:OZ0VUe=gVPldTSR=>HfgLde:h0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 128083VUe=gVPldTSR=>HfgLde:h0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@i@t_@b@u@s_@v2_0vC_GATE_BIT_BUS_V3_0IezGV3<YA;EF[mIKnM>S5V1VTzSlLZf@_F00TC:M]]O_G1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 143270VTzSlLZf@_F00TC:M]]O_G1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@i@t_@b@u@s_@v3_0vC_GATE_BIT_BUS_V4_0ISH4AlTJ9H[WB<B?W;QP2k1V[G<o87<lQbnV1ljKcZC6g2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 135599V[G<o87<lQbnV1ljKcZC6g2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@c_@g@a@t@e_@b@i@t_@b@u@s_@v4_0vC_GATE_BIT_BUS_V5_0IOP9`k>J?:nSEAUV0MARi[0⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -