📄 d__program_fpga_software_modelsim_xilinx_lib_xilinxcorelib_ver__info
字号:
m25513cModel Technology
dC:\Documents and Settings\user
valmost_reg_v4IWALLjd=BVYm:7iUdVZiA23VjiWi6omhaGJz@:mLbD<022dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 89618VjiWi6omhaGJz@:mLbD<022OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vervalmst_empty_v4IcPKOY>TH9imDSbd]Bki970VmkIliQ9@9A=Z9F;:53[HA3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 90347VmkIliQ9@9A=Z9F;:53[HA3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vervalmst_full_v4I8ha9=1;i9Ff7PTmK16^T@3VCV<H=C0NnGFBeO7LiAdII2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 90279VCV<H=C0NnGFBeO7LiAdII2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vervand_a_b_c_notd_v4I3:mQbX08UnXGGUW;WH0RX2VMI8Izgb;Z5f=k;Y>]mW5V0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 89418VMI8Izgb;Z5f=k;Y>]mW5V0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vervand_a_b_notc_v4ID_ih]8BFPYl38nzK?Kfk81VoJ=O:VHn04Rz_2k98JXl`0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 89400VoJ=O:VHn04Rz_2k98JXl`0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vervand_a_b_v4IOaMK86hPH2Xhl[QjCfYiY1V6VQS`>eW2m9XneGPP`<V82dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 89653V6VQS`>eW2m9XneGPP`<V82OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vervand_a_notb_fd_v4Ie<gIVd9]>69@^ZkX=4MMi3Va0`bYVz[A`]5k<geh6?Aj3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 89281Va0`bYVz[A`]5k<geh6?Aj3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vervand_a_notb_v4IRVFkYO_VfiW_=f`0GLJKP0V]7fT2D[d<VncYjP9:dV7]3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 89264V]7fT2D[d<VncYjP9:dV7]3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vervand_fd_v4I;CG25i1`f2CN]B>ImJ_TV0VVOSM3X1f?Xm3LaIH;iIo]0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 89494VVOSM3X1f?Xm3LaIH;iIo]0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vervarithmetic_shiftI;E[4EkTRP1CJ4IPjbG4S`3VndYU3=nCdC`]aJ8NU=Caj0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 4495VndYU3=nCdC`]aJ8NU=Caj0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vervASYNC_FIFO_V4_0ImFYE:B8GFCABzM7>95hF23VEdaTo:izcizSZc6G_o:;G1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 87764VEdaTo:izcizSZc6G_o:;G1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@a@s@y@n@c_@f@i@f@o_@v4_0vASYNC_FIFO_V5_0Igz8OCzP<]Q;4Fc7@<gJBm3VN`l=ncPAcT423MXbG]DL]2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 87079VN`l=ncPAcT423MXbG]DL]2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@a@s@y@n@c_@f@i@f@o_@v5_0vASYNC_FIFO_V5_1IH=I7]^4^J4J<KJYafnWK93VzHA8cVc8AkHdJSV<9>b2i1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 84388VzHA8cVc8AkHdJSV<9>b2i1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@a@s@y@n@c_@f@i@f@o_@v5_1vASYNC_FIFO_V6_0IK]O=W7TJ^6Z<SzEYj2k=<1V9oiSk7@jeCFoHU09BR3?j1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 83624V9oiSk7@jeCFoHU09BR3?j1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@a@s@y@n@c_@f@i@f@o_@v6_0vASYNC_FIFO_V6_1Ici<gFi?C_7lW62PlE^><n3V5]feWJ3jO<VT4D9zVWbdf2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 85152V5]feWJ3jO<VT4D9zVWbdf2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@a@s@y@n@c_@f@i@f@o_@v6_1vbcount_up_ainit_v4I3:Ml<7NOgQVg5fNb]aYf>3Vg?2:X676X8C0=Wef9JC_S2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 88931Vg?2:X676X8C0=Wef9JC_S2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vervbinary_to_gray_v4IZMOLV8c`fPjjXH7ZFjm2N1V<]@Bz2[T3=^8MBJWIdg^C3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 89013V<]@Bz2[T3=^8MBJWIdg^C3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vervBLK_MEM_GEN_V1_1IYm]iO=zRl`]5cCPe=SUWR0V;2O7c;fh]m>X@QhcEm51C2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 49015V;2O7c;fh]m>X@QhcEm51C2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v1_1vBLK_MEM_GEN_V1_1_output_stageI8a7nK<R[@^Kz_`a9iU?gP0VK;mSJdhWC6`B1429g7TdO3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 48940VK;mSJdhWC6`B1429g7TdO3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v1_1_output_stagevBLK_MEM_GEN_V1_1_xstILFN@CdC=12]<53P3`do8:1VBA06eX?2S83dSJT=k8Yf`1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 49844VBA06eX?2S83dSJT=k8Yf`1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v1_1_xstvBLK_MEM_GEN_V2_1I71TT:E>QN=Y2<jWem_HlT2V_8acUVEPeaCeZgbQlP7HB3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 50104V_8acUVEPeaCeZgbQlP7HB3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v2_1vBLK_MEM_GEN_V2_1_output_stageIZ@X6WTT;oR?B1;?=khEm21VQ3ke;cadMDdMS1;i6EFEW1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 50027VQ3ke;cadMDdMS1;i6EFEW1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v2_1_output_stagevBLK_MEM_GEN_V2_1_xstIel>[EjLLh3zcE^baJh6U_3V>j>E2Hb@BM[F`oA<P_e<f0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 50938V>j>E2Hb@BM[F`oA<P_e<f0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v2_1_xstvBLK_MEM_GEN_V2_2ICkf9;VTDB6LCKI63a1_Wi3V=:ZAAHiH0]i^HMm><oo=V1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 51198V=:ZAAHiH0]i^HMm><oo=V1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v2_2vBLK_MEM_GEN_V2_2_output_stageIzMki6TdUhCoz0_5[WkI7H1VYBWD8M^NQ9;cfPnl7dXl42dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 51121VYBWD8M^NQ9;cfPnl7dXl42OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v2_2_output_stagevBLK_MEM_GEN_V2_2_xstI66_GOWTlo8Rg`dcPE7CN73VokJ3Mab_=2dZ?R=cI`@df0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 52175VokJ3Mab_=2dZ?R=cI`@df0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v2_2_xstvBLK_MEM_GEN_V2_3ISY3Y]SG1kkTI<z0a]RO`g0VQBZoOO[S0mP=^gAZ^15U02dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 47773VQBZoOO[S0mP=^gAZ^15U02OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v2_3vBLK_MEM_GEN_V2_3_output_stageI1zg^_;<4hRHFkPzfA1^Ob0V0X<W2Om4Ual:=jf9AHGhi0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 47696V0X<W2Om4Ual:=jf9AHGhi0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v2_3_output_stagevBLK_MEM_GEN_V2_3_xstI:^lW<`H?[hn`Bz1Z_MKE13Veb608?EXbf]<7A91^6^MN0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 48751Veb608?EXbf]<7A91^6^MN0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v2_3_xstvBLK_MEM_GEN_V2_4IZAgI01`K7fWeZT0i9S`Yj1V5SdEWHLB9?=eC`lQlBJkC0dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 31942V5SdEWHLB9?=eC`lQlBJkC0OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v2_4vBLK_MEM_GEN_V2_4_output_stageIM5afP?=:I8Q<F>2J`ziWT1VH;HdG@VM4eO[E>m9RliJY2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 31841VH;HdG@VM4eO[E>m9RliJY2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v2_4_output_stagevBLK_MEM_GEN_V2_4_xstIXHk:gXJEIO?P1S37Cn:ZV3V]ZY?^i7oMgbiL3`1dFdGJ3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 32949V]ZY?^i7oMgbiL3`1dFdGJ3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v2_4_xstvBLK_MEM_GEN_V2_5ILY3zN0`U[dOVzkcR_4=C81VHTl:kXiGI_fF<E3[K=z4I3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 33284VHTl:kXiGI_fF<E3[K=z4I3OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v2_5vBLK_MEM_GEN_V2_5_output_stageIDCh3K6[jM0=emBl3j8UjT1VUNAZ[e6^>zG@R1PdZYafH2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 33144VUNAZ[e6^>zG@R1PdZYafH2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v2_5_output_stagevBLK_MEM_GEN_V2_5_xstIX>7cn=26lY59miF=J@Oom3VSNb0GY1E:f7gc<29d49fF1dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 34302VSNb0GY1E:f7gc<29d49fF1OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v2_5_xstvBLK_MEM_GEN_V2_6IXAUNk^G8S>75lY4M>;7E70Vbj3jQV<42ObB4SH8NIi0W2dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 34656Vbj3jQV<42ObB4SH8NIi0W2OE;L;6.2b;35r131o-source -93 -work D:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_vern@b@l@k_@m@e@m_@g@e@n_@v2_6vBLK_MEM_GEN_V2_6_output_stageIkeULg=lQASiW2CbAg8PWE3VL1gga7UAZ3BzT0UkB4giW3dC:\Documents and Settings\userw1212132249FD:\Program\FPGA_software\ModelSim\xilinx_lib\XilinxCoreLib_ver\XilinxCoreLib_ver_source.vL0 34501VL1gga7UAZ3BzT0UkB4giW3OE;L;6.2b;35r1⌨️ 快捷键说明
复制代码
Ctrl + C
搜索代码
Ctrl + F
全屏模式
F11
切换主题
Ctrl + Shift + D
显示快捷键
?
增大字号
Ctrl + =
减小字号
Ctrl + -