seg7led.tan.summary

vhdl的很多例子

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 3.231 ns
From           : reset
To             : lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_dth:auto_generated|safe_q[15]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 17.235 ns
From           : lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_dth:auto_generated|safe_q[4]
To             : 78leddata[2]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : -3.168 ns
From           : reset
To             : lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_dth:auto_generated|safe_q[6]
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 137.72 MHz ( period = 7.261 ns )
From           : int_div:inst2|DCLK_DIV[8]
To             : int_div:inst2|DCLK_DIV[0]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------