lcd_vhdl.tan.summary

来自「vhdl的很多例子」· SUMMARY 代码 · 共 47 行

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 44.681 ns
From           : lcd:inst|state[4]
To             : lcd_data[2]
From Clock     : clk
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 73.82 MHz ( period = 13.547 ns )
From           : lcd:inst|state[7]
To             : lcd:inst|state[9]
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : lcd:inst|state[2]
To             : lcd:inst|state[2]
From Clock     : clk
To Clock       : clk
Failed Paths   : 78

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 78

--------------------------------------------------------------------------------------