beep.map.eqn

vhdl的很多例子

-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--B1_out_bit_tmp is buzzer:inst|out_bit_tmp
--operation mode is normal

B1_out_bit_tmp_lut_out = B1_state[2] & B1L117 # !B1_state[2] & (B1L121);
B1_out_bit_tmp = DFFEAS(B1_out_bit_tmp_lut_out, clk, reset, , B1L106, , , , );


--B1_state[1] is buzzer:inst|state[1]
--operation mode is normal

B1_state[1]_lut_out = B1_state[1] $ (B1_state[0] & B1L113);
B1_state[1] = DFFEAS(B1_state[1]_lut_out, clk, reset, , B1L106, , , , );


--B1_clk_div2[8] is buzzer:inst|clk_div2[8]
--operation mode is arithmetic

B1_clk_div2[8]_carry_eqn = B1L28;
B1_clk_div2[8]_lut_out = B1_clk_div2[8] $ (!B1_clk_div2[8]_carry_eqn);
B1_clk_div2[8] = DFFEAS(B1_clk_div2[8]_lut_out, clk, reset, , B1L106, , , B1L14, );

--B1L30 is buzzer:inst|clk_div2[8]~2564
--operation mode is arithmetic

B1L30 = CARRY(B1_clk_div2[8] & (!B1L28));


--B1_clk_div2[3] is buzzer:inst|clk_div2[3]
--operation mode is arithmetic

B1_clk_div2[3]_carry_eqn = B1L18;
B1_clk_div2[3]_lut_out = B1_clk_div2[3] $ (B1_clk_div2[3]_carry_eqn);
B1_clk_div2[3] = DFFEAS(B1_clk_div2[3]_lut_out, clk, reset, , B1L106, , , B1L14, );

--B1L20 is buzzer:inst|clk_div2[3]~2568
--operation mode is arithmetic

B1L20 = CARRY(!B1L18 # !B1_clk_div2[3]);


--B1_clk_div2[10] is buzzer:inst|clk_div2[10]
--operation mode is arithmetic

B1_clk_div2[10]_carry_eqn = B1L32;
B1_clk_div2[10]_lut_out = B1_clk_div2[10] $ (!B1_clk_div2[10]_carry_eqn);
B1_clk_div2[10] = DFFEAS(B1_clk_div2[10]_lut_out, clk, reset, , B1L106, , , B1L14, );

--B1L34 is buzzer:inst|clk_div2[10]~2572
--operation mode is arithmetic

B1L34 = CARRY(B1_clk_div2[10] & (!B1L32));


--B1_clk_div2[2] is buzzer:inst|clk_div2[2]
--operation mode is arithmetic

B1_clk_div2[2]_carry_eqn = B1L16;
B1_clk_div2[2]_lut_out = B1_clk_div2[2] $ (!B1_clk_div2[2]_carry_eqn);
B1_clk_div2[2] = DFFEAS(B1_clk_div2[2]_lut_out, clk, reset, , B1L106, , , B1L14, );

--B1L18 is buzzer:inst|clk_div2[2]~2576
--operation mode is arithmetic

B1L18 = CARRY(B1_clk_div2[2] & (!B1L16));


--B1_clk_div2[5] is buzzer:inst|clk_div2[5]
--operation mode is arithmetic

B1_clk_div2[5]_carry_eqn = B1L22;
B1_clk_div2[5]_lut_out = B1_clk_div2[5] $ (B1_clk_div2[5]_carry_eqn);
B1_clk_div2[5] = DFFEAS(B1_clk_div2[5]_lut_out, clk, reset, , B1L106, , , B1L14, );

--B1L24 is buzzer:inst|clk_div2[5]~2580
--operation mode is arithmetic

B1L24 = CARRY(!B1L22 # !B1_clk_div2[5]);


--B1L82 is buzzer:inst|Equal~776
--operation mode is normal

B1L82 = B1_clk_div2[3] # B1_clk_div2[10] # B1_clk_div2[2] # !B1_clk_div2[5];


--B1_clk_div2[7] is buzzer:inst|clk_div2[7]
--operation mode is arithmetic

B1_clk_div2[7]_carry_eqn = B1L26;
B1_clk_div2[7]_lut_out = B1_clk_div2[7] $ (B1_clk_div2[7]_carry_eqn);
B1_clk_div2[7] = DFFEAS(B1_clk_div2[7]_lut_out, clk, reset, , B1L106, , , B1L14, );

--B1L28 is buzzer:inst|clk_div2[7]~2584
--operation mode is arithmetic

B1L28 = CARRY(!B1L26 # !B1_clk_div2[7]);


--B1_clk_div2[0] is buzzer:inst|clk_div2[0]
--operation mode is arithmetic

B1_clk_div2[0]_lut_out = !B1_clk_div2[0];
B1_clk_div2[0] = DFFEAS(B1_clk_div2[0]_lut_out, clk, reset, , B1L106, , , B1L14, );

--B1L8 is buzzer:inst|clk_div2[0]~2588
--operation mode is arithmetic

B1L8 = CARRY(B1_clk_div2[0]);


--B1_clk_div2[6] is buzzer:inst|clk_div2[6]
--operation mode is arithmetic

B1_clk_div2[6]_carry_eqn = B1L24;
B1_clk_div2[6]_lut_out = B1_clk_div2[6] $ (!B1_clk_div2[6]_carry_eqn);
B1_clk_div2[6] = DFFEAS(B1_clk_div2[6]_lut_out, clk, reset, , B1L106, , , B1L14, );

--B1L26 is buzzer:inst|clk_div2[6]~2592
--operation mode is arithmetic

B1L26 = CARRY(B1_clk_div2[6] & (!B1L24));


--B1_clk_div2[11] is buzzer:inst|clk_div2[11]
--operation mode is arithmetic

B1_clk_div2[11]_carry_eqn = B1L34;
B1_clk_div2[11]_lut_out = B1_clk_div2[11] $ (B1_clk_div2[11]_carry_eqn);
B1_clk_div2[11] = DFFEAS(B1_clk_div2[11]_lut_out, clk, reset, , B1L106, , , B1L14, );

--B1L36 is buzzer:inst|clk_div2[11]~2596
--operation mode is arithmetic

B1L36 = CARRY(!B1L34 # !B1_clk_div2[11]);


--B1_clk_div2[12] is buzzer:inst|clk_div2[12]
--operation mode is normal

B1_clk_div2[12]_carry_eqn = B1L36;
B1_clk_div2[12]_lut_out = B1_clk_div2[12] $ (!B1_clk_div2[12]_carry_eqn);
B1_clk_div2[12] = DFFEAS(B1_clk_div2[12]_lut_out, clk, reset, , B1L106, , , B1L14, );


--B1_clk_div2[9] is buzzer:inst|clk_div2[9]
--operation mode is arithmetic

B1_clk_div2[9]_carry_eqn = B1L30;
B1_clk_div2[9]_lut_out = B1_clk_div2[9] $ (B1_clk_div2[9]_carry_eqn);
B1_clk_div2[9] = DFFEAS(B1_clk_div2[9]_lut_out, clk, reset, , B1L106, , , B1L14, );

--B1L32 is buzzer:inst|clk_div2[9]~2604
--operation mode is arithmetic

B1L32 = CARRY(!B1L30 # !B1_clk_div2[9]);


--B1L83 is buzzer:inst|Equal~777
--operation mode is normal

B1L83 = B1_clk_div2[6] & B1_clk_div2[11] & !B1_clk_div2[12] & !B1_clk_div2[9];


--B1_clk_div2[4] is buzzer:inst|clk_div2[4]
--operation mode is arithmetic

B1_clk_div2[4]_carry_eqn = B1L20;
B1_clk_div2[4]_lut_out = B1_clk_div2[4] $ (!B1_clk_div2[4]_carry_eqn);
B1_clk_div2[4] = DFFEAS(B1_clk_div2[4]_lut_out, clk, reset, , B1L106, , , B1L14, );

--B1L22 is buzzer:inst|clk_div2[4]~2608
--operation mode is arithmetic

B1L22 = CARRY(B1_clk_div2[4] & (!B1L20));


--B1_clk_div2[1] is buzzer:inst|clk_div2[1]
--operation mode is arithmetic

B1_clk_div2[1]_carry_eqn = B1L8;
B1_clk_div2[1]_lut_out = B1_clk_div2[1] $ (B1_clk_div2[1]_carry_eqn);
B1_clk_div2[1] = DFFEAS(B1_clk_div2[1]_lut_out, clk, reset, , B1L106, , , B1L14, );

--B1L16 is buzzer:inst|clk_div2[1]~2612
--operation mode is arithmetic

B1L16 = CARRY(!B1L8 # !B1_clk_div2[1]);


--B1L84 is buzzer:inst|Equal~778
--operation mode is normal

B1L84 = B1_clk_div2[0] & B1L83 & !B1_clk_div2[4] & !B1_clk_div2[1];


--B1L85 is buzzer:inst|Equal~779
--operation mode is normal

B1L85 = B1_clk_div2[8] # B1L82 # !B1L84 # !B1_clk_div2[7];


--B1_state[0] is buzzer:inst|state[0]
--operation mode is normal

B1_state[0]_lut_out = B1_state[0] $ (B1L106 & B1L113);
B1_state[0] = DFFEAS(B1_state[0]_lut_out, clk, reset, , , , , , );


--B1L86 is buzzer:inst|Equal~780
--operation mode is normal

B1L86 = B1_clk_div2[5] & (!B1_clk_div2[3]);


--B1L87 is buzzer:inst|Equal~781
--operation mode is normal

B1L87 = B1_clk_div2[4] & B1_clk_div2[8];


--B1L88 is buzzer:inst|Equal~782
--operation mode is normal

B1L88 = B1_clk_div2[0] & (!B1_clk_div2[12]);


--B1L89 is buzzer:inst|Equal~783
--operation mode is normal

B1L89 = B1_clk_div2[6] & B1_clk_div2[1] & B1_clk_div2[2];


--B1L90 is buzzer:inst|Equal~784
--operation mode is normal

B1L90 = B1L86 & B1L87 & B1L88 & B1L89;


--B1L91 is buzzer:inst|Equal~785
--operation mode is normal

B1L91 = B1_clk_div2[9] # B1_clk_div2[10] # !B1_clk_div2[11] # !B1_clk_div2[7];


--B1L114 is buzzer:inst|Mux~351
--operation mode is normal

B1L114 = B1_out_bit_tmp $ (B1L90 & !B1L91 & !B1_state[0]);


--B1L115 is buzzer:inst|Mux~352
--operation mode is normal

B1L115 = B1_state[1] & (B1_state[0]) # !B1_state[1] & (B1L114 $ (!B1L85 & B1_state[0]));


--B1L92 is buzzer:inst|Equal~786
--operation mode is normal

B1L92 = B1_clk_div2[6] & B1_clk_div2[3] & !B1_clk_div2[12] & !B1_clk_div2[0];


--B1L93 is buzzer:inst|Equal~787
--operation mode is normal

B1L93 = B1_clk_div2[7] & B1_clk_div2[9] & B1L92;


--B1L94 is buzzer:inst|Equal~788
--operation mode is normal

B1L94 = B1_clk_div2[5] & B1_clk_div2[10] & B1L93 & !B1_clk_div2[4];


--B1L95 is buzzer:inst|Equal~789
--operation mode is normal

B1L95 = B1_clk_div2[1] # B1_clk_div2[2] # B1_clk_div2[11] # !B1_clk_div2[8];


--B1L96 is buzzer:inst|Equal~790
--operation mode is normal

B1L96 = B1_clk_div2[9] & (!B1_clk_div2[7]);


--B1L97 is buzzer:inst|Equal~791
--operation mode is normal

B1L97 = B1_clk_div2[11] # !B1L96 # !B1L90 # !B1_clk_div2[10];


--B1L116 is buzzer:inst|Mux~353
--operation mode is normal

B1L116 = B1L115 & (B1L97) # !B1L115 & B1L94 & !B1L95;


--B1L117 is buzzer:inst|Mux~354
--operation mode is normal

B1L117 = B1L115 $ (B1_state[1] & (B1_out_bit_tmp $ B1L116));


--B1L98 is buzzer:inst|Equal~792
--operation mode is normal

B1L98 = B1_clk_div2[5] # !B1_clk_div2[8] # !B1_clk_div2[2] # !B1_clk_div2[10];


--B1L99 is buzzer:inst|Equal~793
--operation mode is normal

B1L99 = B1_clk_div2[7] # B1L98 # !B1L84 # !B1_clk_div2[3];


--B1L100 is buzzer:inst|Equal~794
--operation mode is normal

B1L100 = B1_clk_div2[8] # !B1_clk_div2[11] # !B1_clk_div2[2] # !B1_clk_div2[1];


--B1L118 is buzzer:inst|Mux~355
--operation mode is normal

B1L118 = B1_out_bit_tmp $ (B1L94 & !B1L100 & !B1_state[0]);


--B1L119 is buzzer:inst|Mux~356
--operation mode is normal

B1L119 = B1_state[1] & (B1_state[0]) # !B1_state[1] & (B1L118 $ (!B1L99 & B1_state[0]));


--B1L101 is buzzer:inst|Equal~795
--operation mode is normal

B1L101 = B1_clk_div2[5] # !B1_clk_div2[8] # !B1_clk_div2[4];


--B1L102 is buzzer:inst|Equal~796
--operation mode is normal

B1L102 = B1_clk_div2[11] & (!B1_clk_div2[10] & !B1_clk_div2[2]);


--B1L103 is buzzer:inst|Equal~797
--operation mode is normal

B1L103 = B1L101 # !B1L102 # !B1L93 # !B1_clk_div2[1];


--B1L104 is buzzer:inst|Equal~798
--operation mode is normal

B1L104 = B1_clk_div2[6] # B1_clk_div2[1] # !B1L102 # !B1L96;


--B1L105 is buzzer:inst|Equal~799
--operation mode is normal

B1L105 = B1L104 # !B1L88 # !B1L87 # !B1L86;


--B1L120 is buzzer:inst|Mux~357
--operation mode is normal

B1L120 = B1L119 & (B1L105) # !B1L119 & B1L103;


--B1L121 is buzzer:inst|Mux~358
--operation mode is normal

B1L121 = B1_state[1] & (B1_out_bit_tmp $ (!B1L120)) # !B1_state[1] & (B1L119);


--B1_state[2] is buzzer:inst|state[2]
--operation mode is normal

B1_state[2]_lut_out = B1_state[2] $ (B1_state[1] & B1_state[0] & B1L113);
B1_state[2] = DFFEAS(B1_state[2]_lut_out, clk, reset, , B1L106, , , , );


--B1_clk_div1[3] is buzzer:inst|clk_div1[3]
--operation mode is normal

B1_clk_div1[3]_lut_out = B1_clk_div1[3] & (B1_clk_div1[1] $ B1_clk_div1[0] # !B1_clk_div1[2]) # !B1_clk_div1[3] & B1_clk_div1[1] & B1_clk_div1[0] & B1_clk_div1[2];
B1_clk_div1[3] = DFFEAS(B1_clk_div1[3]_lut_out, clk, reset, , , , , , );


--B1_clk_div1[0] is buzzer:inst|clk_div1[0]