det_clock.srs

学习Xilinx公司开发软件ISE的基础资料

#
#
#
# Created by Synplify Verilog HDL Compiler version Compilers 2.6.0, Build 102R from Synplicity, Inc.
# Copyright 1994-1999 Synplicity, Inc. , All rights reserved.
# Synthesis Netlist written on Fri Jul 23 10:39:13 2004
#
#
#OPTIONS:"|-ram|-ID:\\CD\\Example-4-1\\Synplify_Pro\\|-IC:\\eda\\synplicity\\Synplify_751\\lib|-v2001|-autosm|-fid2|-sharing|on|-encrypt|-ui|-pro"
#CUR:"C:\\eda\\synplicity\\Synplify_751\\bin\\c_ver.exe":1075278136l
#CUR:"C:\\prj\\cpld_detect_error\\syn\\det_clock.v":1090307812l
#CUR:"C:\\prj\\cpld_detect_error\\syn\\det_clock.v":1090307812l
f "C:\prj\cpld_detect_error\syn\det_clock.v"; # file 0
@E
@ 
ftell;
@E@MR@4j::4(::R46I	FsR08C_FODOP	RCDsHF
o;N3PRHC#PsFHDo;R4
RNP3HFsolhNC8R"CO0_D	FO"
;

@HR@.j::.n::sgR#R0MsM#0;



@HR@.j:::44.(:4R	OD_v6jR	OD_v6j;



@HR@.j:::4g.6:.R	OD_vnnR	OD_vnn;



@FR@dj::d(::CgRsCsRs
s;b@R@j::.n::.gMRHPMRk4#_s0kMRMs4_#R0MsM#0;R
b@:@j4::44R:.0CskRk0sCsR0k
C;b@R@j::44::4.NRVDR#CV#NDCNRVD;#C
@bR@4j:.::j46.:RV8Vs4R8RR84O_D	6RjvO_D	nRnvk_M4sM#0;H
NR03sDs_FHNoMl"CR8;4"
@bR@.j:6j:4::.64GnRFRsPO4M0cMRO0R4c88.R4b;
Rj@@::dc4dj:cj:.R8NMPsRCsR4dC4ssdMRO09rjR0OMr;49
@bR@4j:.::j46.:RV8Vs.R8RR8.8O4RDn	_nkvRMs4_#;0M
RNH3Ds0_HFsolMNC8R".
";b@R@jc:d::4jd.c:jMRHPMRk4s_CsR4dk_M4C4ssdsRCs;4d
@bR@dj:j::jd6j:RV8VssRCssRCssRCsR4dO_D	nRnvk_M4sM#0;H
NR03sDs_FHNoMl"CRC"ss;R
b@:@j.4U:nU:.:R..NR88k_M4OrM049:jR4kM_0OMrj4:9MRO0:r4jk9RMC4_sds4;R
b@:@j.d.:::..ckRlGMRO0r_n49:jR0OM_4nr:Rj9k_M4OrM049:jRDVN#VC,NCD#R0OM4
c;b@R@j4:.:.j:4R:68sVVR0OMrj4:9MRO0:r4jO9RMn0_rj4:9DRO	n_nvMRk4#_s0
M;N3HRs_0DFosHMCNlRM"O0
";C
;