anal.out

来自「xilinx 开发板程序」· OUT 代码 · 共 4 行

OUT
4
字号
Loading db file 'H:/fndtn/SYNTH/lib/libraries/syn/gtech.db'
Reading in the Synopsys vhdl primitives.
F:/XESSCORP/ELASCOMP/XSBRDS/designs/VGAVHDL/vgacore.vhd:

⌨️ 快捷键说明

复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?