noshake.syr

一个在Xilinx spartan3实现的时钟

Release 6.1i - xst G.23
Copyright (c) 1995-2003 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to __projnav
CPU : 0.00 / 0.44 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.44 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: noshake.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) HDL Analysis
  4) HDL Synthesis
     4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
  6) Low Level Synthesis
  7) Final Report
     7.1) Device utilization summary
     7.2) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : noshake.prj
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO
Verilog Include Directory          : 

---- Target Parameters
Output File Name                   : noshake
Output Format                      : NGC
Target Device                      : xc3s400-4-pq208

---- Source Options
Top Module Name                    : noshake
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
ROM Style                          : Auto
Mux Extraction                     : YES
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Resource Sharing                   : YES
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Equivalent register Removal        : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : NO
Global Optimization                : AllClockNets
RTL Output                         : Yes
Write Timing Constraints           : NO
Hierarchy Separator                : _
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
Slice Utilization Ratio Delta      : 5

---- Other Options
lso                                : noshake.lso
Read Cores                         : YES
cross_clock_analysis               : NO
verilog2001                        : YES
Optimize Instantiated Primitives   : NO

=========================================================================

WARNING:Xst:1885 - LSO file is empty, default list of libraries is used

=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling source file "shake.v"
Module <noshake> compiled
No errors in compilation
Analysis of file <noshake.prj> succeeded.
 

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <noshake>.
Module <noshake> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <noshake>.
    Related source file is shake.v.
WARNING:Xst:1780 - Signal <counten> is never used or assigned.
    Found 1-bit register for signal <noshakeb1>.
    Found 1-bit register for signal <noshakeb2>.
    Found 1-bit register for signal <noshakeb3>.
    Found 1-bit register for signal <noshakeb4>.
    Found 1-bit register for signal <sample>.
    Found 21-bit up counter for signal <shakecount>.
    Found 4 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <noshake> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 5
  1-bit register                   : 5
# Counters                         : 1
  21-bit up counter                : 1
# Multiplexers                     : 4
  2-to-1 multiplexer               : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <noshake> ...
Loading device for application Xst from file '3s400.nph' in environment D:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block noshake, actual ratio is 0.

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : noshake.ngr
Top Level Output File Name         : noshake
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 9

Macro Statistics :
# Registers                        : 1
#      1-bit register              : 1
# Counters                         : 1
#      21-bit up counter           : 1
# Multiplexers                     : 4
#      2-to-1 multiplexer          : 4

Cell Usage :
# BELS                             : 80
#      GND                         : 1
#      LUT1                        : 4
#      LUT2                        : 2
#      LUT2_L                      : 7
#      LUT3                        : 1
#      LUT4                        : 7
#      LUT4_D                      : 4
#      LUT4_L                      : 11
#      MUXCY                       : 21
#      VCC                         : 1
#      XORCY                       : 21
# FlipFlops/Latches                : 26
#      FDC                         : 1
#      FDCP                        : 4
#      FDCPE                       : 21
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      IBUF                        : 4
#      OBUF                        : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400pq208-4 

 Number of Slices:                      22  out of   3584     0%  
 Number of Slice Flip Flops:            26  out of   7168     0%  
 Number of 4 input LUTs:                36  out of   7168     0%  
 Number of bonded IOBs:                  8  out of    141     5%  
 Number of GCLKs:                        1  out of      8    12%  


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 22    |
sample:Q                           | NONE                   | 4     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 8.336ns (Maximum Frequency: 119.962MHz)
   Minimum input arrival time before clock: 2.711ns
   Maximum output required time after clock: 6.271ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default period analysis for Clock 'clk'
Delay:               8.336ns (Levels of Logic = 25)
  Source:            shakecount_6 (FF)
  Destination:       shakecount_20 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: shakecount_6 to shakecount_20
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCPE:C->Q            2   0.619   0.465  shakecount_6 (shakecount_6)
     LUT4:I0->O            2   0.720   0.465  _n000072 (CHOICE30)
     LUT2:I1->O            8   0.720   0.747  _n000073 (CHOICE31)
     LUT4_D:I3->LO         2   0.720   0.000  _n0000101 (N1195)
     MUXCY:S->O            1   0.629   0.000  shakecount_inst_cy_0 (shakecount_inst_cy_0)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_1 (shakecount_inst_cy_1)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_2 (shakecount_inst_cy_2)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_3 (shakecount_inst_cy_3)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_4 (shakecount_inst_cy_4)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_5 (shakecount_inst_cy_5)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_6 (shakecount_inst_cy_6)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_7 (shakecount_inst_cy_7)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_8 (shakecount_inst_cy_8)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_9 (shakecount_inst_cy_9)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_10 (shakecount_inst_cy_10)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_11 (shakecount_inst_cy_11)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_12 (shakecount_inst_cy_12)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_13 (shakecount_inst_cy_13)
     MUXCY:CI->O           1   0.091   0.000  shakecount_inst_cy_14 (shakecount_inst_cy_14)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_15 (shakecount_inst_cy_15)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_16 (shakecount_inst_cy_16)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_17 (shakecount_inst_cy_17)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_18 (shakecount_inst_cy_18)
     MUXCY:CI->O           1   0.090   0.000  shakecount_inst_cy_19 (shakecount_inst_cy_19)
     MUXCY:CI->O           0   0.090   0.000  shakecount_inst_cy_20 (shakecount_inst_cy_20)
     XORCY:CI->O           1   0.939   0.000  shakecount_inst_sum_20 (shakecount_inst_sum_20)
     FDCPE:D                   0.502          shakecount_20
    ----------------------------------------
    Total                      8.336ns (6.659ns logic, 1.677ns route)
                                       (79.9% logic, 20.1% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'sample:Q'
Offset:              2.711ns (Levels of Logic = 1)
  Source:            b4 (PAD)
  Destination:       noshakeb4 (FF)
  Destination Clock: sample:Q rising

  Data Path: b4 to noshakeb4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             7   1.492   0.717  b4_IBUF (b4_IBUF)
     FDCP:D                    0.502          noshakeb4
    ----------------------------------------
    Total                      2.711ns (1.994ns logic, 0.717ns route)
                                       (73.6% logic, 26.4% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'sample:Q'
Offset:              6.271ns (Levels of Logic = 1)
  Source:            noshakeb1 (FF)
  Destination:       noshakeb1 (PAD)
  Source Clock:      sample:Q rising

  Data Path: noshakeb1 to noshakeb1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCP:C->Q             1   0.619   0.240  noshakeb1 (noshakeb1_OBUF)
     OBUF:I->O                 5.412          noshakeb1_OBUF (noshakeb1)
    ----------------------------------------
    Total                      6.271ns (6.031ns logic, 0.240ns route)
                                       (96.2% logic, 3.8% route)

=========================================================================
CPU : 10.48 / 11.36 s | Elapsed : 10.00 / 11.00 s
 
--> 

Total memory usage is 68656 kilobytes