mcu8951.tan.summary

KX_DVP3F型FPGA应用板/开发板（全套）包括： &#61592 CycloneII系列FPGA EP2C8Q208C8 40万们

--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 11.681 ns
From           : CNT4B:inst|Q1[3]
To             : LEDB[3]
From Clock     : K1P97
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 11.586 ns
From           : K6
To             : D2
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case Minimum tco
Slack          : N/A
Required Time  : None
Actual Time    : 7.254 ns
From           : CNT4B:inst15|Q1[1]
To             : LEDA[1]
From Clock     : CLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case Minimum tpd
Slack          : N/A
Required Time  : None
Actual Time    : 10.579 ns
From           : K7
To             : D3
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Clock Setup: 'pll2:inst13|altpll:altpll_component|_clk0'
Slack          : 28.482 ns
Required Time  : 30.00 MHz ( period = 33.333 ns )
Actual Time    : 206.14 MHz ( period = 4.851 ns )
From           : REG32B:inst12|DOUT[2]
To             : REG32B:inst12|DOUT[31]
From Clock     : pll2:inst13|altpll:altpll_component|_clk0
To Clock       : pll2:inst13|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Clock Setup: 'K1P97'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 360.10 MHz ( period = 2.777 ns )
From           : CNT4B:inst|Q1[0]
To             : CNT4B:inst|Q1[3]
From Clock     : K1P97
To Clock       : K1P97
Failed Paths   : 0

Type           : Clock Hold: 'pll2:inst13|altpll:altpll_component|_clk0'
Slack          : 0.499 ns
Required Time  : 30.00 MHz ( period = 33.333 ns )
Actual Time    : N/A
From           : REG32B:inst12|DOUT[2]
To             : REG32B:inst12|DOUT[2]
From Clock     : pll2:inst13|altpll:altpll_component|_clk0
To Clock       : pll2:inst13|altpll:altpll_component|_clk0
Failed Paths   : 0

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 0

--------------------------------------------------------------------------------------