main.map.rpt
来自「频率计」· RPT 代码 · 共 682 行 · 第 1/4 页
RPT
682 行
Analysis & Synthesis report for main
Mon Jul 21 11:44:43 2008
Quartus II Version 7.2 Build 151 09/26/2007 SJ Full Version
---------------------
; Table of Contents ;
---------------------
1. Legal Notice
2. Analysis & Synthesis Summary
3. Analysis & Synthesis Settings
4. Analysis & Synthesis Source Files Read
5. Analysis & Synthesis Resource Usage Summary
6. Analysis & Synthesis Resource Utilization by Entity
7. User-Specified and Inferred Latches
8. Source assignments for counter:inst|lpm_counter:Q5_rtl_0
9. Source assignments for counter:inst|lpm_counter:Q0_rtl_1
10. Source assignments for counter:inst|lpm_counter:Q1_rtl_2
11. Source assignments for counter:inst|lpm_counter:Q2_rtl_3
12. Source assignments for counter:inst|lpm_counter:Q3_rtl_4
13. Source assignments for counter:inst|lpm_counter:Q4_rtl_5
14. Source assignments for fdiv:inst1|lpm_counter:cnt1_rtl_6
15. Source assignments for fdiv:inst1|lpm_counter:cnt2_rtl_7
16. Source assignments for fdiv:inst1|lpm_counter:cnt4_rtl_8
17. Source assignments for fdiv:inst1|lpm_counter:cnt3_rtl_9
18. Parameter Settings for Inferred Entity Instance: counter:inst|lpm_counter:Q5_rtl_0
19. Parameter Settings for Inferred Entity Instance: counter:inst|lpm_counter:Q0_rtl_1
20. Parameter Settings for Inferred Entity Instance: counter:inst|lpm_counter:Q1_rtl_2
21. Parameter Settings for Inferred Entity Instance: counter:inst|lpm_counter:Q2_rtl_3
22. Parameter Settings for Inferred Entity Instance: counter:inst|lpm_counter:Q3_rtl_4
23. Parameter Settings for Inferred Entity Instance: counter:inst|lpm_counter:Q4_rtl_5
24. Parameter Settings for Inferred Entity Instance: fdiv:inst1|lpm_counter:cnt1_rtl_6
25. Parameter Settings for Inferred Entity Instance: fdiv:inst1|lpm_counter:cnt2_rtl_7
26. Parameter Settings for Inferred Entity Instance: fdiv:inst1|lpm_counter:cnt4_rtl_8
27. Parameter Settings for Inferred Entity Instance: fdiv:inst1|lpm_counter:cnt3_rtl_9
28. Analysis & Synthesis Messages
29. Analysis & Synthesis Suppressed Messages
----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2007 Altera Corporation
Your use of Altera Corporation's design tools, logic functions
and other software and tools, and its AMPP partner logic
functions, and any output files from any of the foregoing
(including device programming or simulation files), and any
associated documentation or information are expressly subject
to the terms and conditions of the Altera Program License
Subscription Agreement, Altera MegaCore Function License
Agreement, or other applicable license agreement, including,
without limitation, that your use is for the sole purpose of
programming logic devices manufactured by Altera and sold by
Altera or its authorized distributors. Please refer to the
applicable agreement for further details.
+------------------------------------------------------------------------+
; Analysis & Synthesis Summary ;
+-----------------------------+------------------------------------------+
; Analysis & Synthesis Status ; Successful - Mon Jul 21 11:44:43 2008 ;
; Quartus II Version ; 7.2 Build 151 09/26/2007 SJ Full Version ;
; Revision Name ; main ;
; Top-level Entity Name ; main ;
; Family ; MAX7000S ;
; Total macrocells ; 251 ;
; Total pins ; 20 ;
+-----------------------------+------------------------------------------+
+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings ;
+----------------------------------------------------------------------+--------------+---------------+
; Option ; Setting ; Default Value ;
+----------------------------------------------------------------------+--------------+---------------+
; Top-level entity name ; main ; main ;
; Family name ; MAX7000S ; Stratix ;
; Use smart compilation ; Off ; Off ;
; Create Debugging Nodes for IP Cores ; Off ; Off ;
; Preserve fewer node names ; On ; On ;
; Disable OpenCore Plus hardware evaluation ; Off ; Off ;
; Verilog Version ; Verilog_2001 ; Verilog_2001 ;
; VHDL Version ; VHDL93 ; VHDL93 ;
; State Machine Processing ; Auto ; Auto ;
; Safe State Machine ; Off ; Off ;
; Extract Verilog State Machines ; On ; On ;
; Extract VHDL State Machines ; On ; On ;
; Ignore Verilog initial constructs ; Off ; Off ;
; Add Pass-Through Logic to Inferred RAMs ; On ; On ;
; Parallel Synthesis ; Off ; Off ;
; NOT Gate Push-Back ; On ; On ;
; Power-Up Don't Care ; On ; On ;
; Remove Duplicate Registers ; On ; On ;
; Ignore CARRY Buffers ; Off ; Off ;
; Ignore CASCADE Buffers ; Off ; Off ;
; Ignore GLOBAL Buffers ; Off ; Off ;
; Ignore ROW GLOBAL Buffers ; Off ; Off ;
; Ignore LCELL Buffers -- MAX 7000B/7000AE/3000A/7000S/7000A ; Auto ; Auto ;
; Ignore SOFT Buffers -- MAX 7000B/7000AE/3000A/7000S/7000A ; Off ; Off ;
; Limit AHDL Integers to 32 Bits ; Off ; Off ;
; Optimization Technique -- MAX 7000B/7000AE/3000A/7000S/7000A ; Speed ; Speed ;
; Allow XOR Gate Usage ; On ; On ;
; Auto Logic Cell Insertion ; On ; On ;
; Parallel Expander Chain Length -- MAX 7000B/7000AE/3000A/7000S/7000A ; 4 ; 4 ;
; Auto Parallel Expanders ; On ; On ;
; Auto Open-Drain Pins ; On ; On ;
; Auto Resource Sharing ; Off ; Off ;
; Maximum Fan-in Per Macrocell -- MAX 7000B/7000AE/3000A/7000S/7000A ; 100 ; 100 ;
; Ignore translate_off and synthesis_off directives ; Off ; Off ;
; Show Parameter Settings Tables in Synthesis Report ; On ; On ;
; HDL message level ; Level2 ; Level2 ;
; Suppress Register Optimization Related Messages ; Off ; Off ;
; Number of Removed Registers Reported in Synthesis Report ; 100 ; 100 ;
; Block Design Naming ; Auto ; Auto ;
+----------------------------------------------------------------------+--------------+---------------+
+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type ; File Name with Absolute Path ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+
; main.bdf ; yes ; User Block Diagram/Schematic File ; R:/liu/main/main.bdf ;
; counter.v ; yes ; Other ; R:/liu/main/counter.v ;
; gate_control.v ; yes ; Other ; R:/liu/main/gate_control.v ;
; fdiv.v ; yes ; Other ; R:/liu/main/fdiv.v ;
; dispdecoder.v ; yes ; Other ; R:/liu/main/dispdecoder.v ;
; data_mux.v ; yes ; Other ; R:/liu/main/data_mux.v ;
; flip_latch.v ; yes ; Other ; R:/liu/main/flip_latch.v ;
; dispselect.v ; yes ; Other ; R:/liu/main/dispselect.v ;
; lpm_counter.tdf ; yes ; Megafunction ; c:/altera/72/quartus/libraries/megafunctions/lpm_counter.tdf ;
; lpm_constant.inc ; yes ; Megafunction ; c:/altera/72/quartus/libraries/megafunctions/lpm_constant.inc ;
; lpm_decode.inc ; yes ; Megafunction ; c:/altera/72/quartus/libraries/megafunctions/lpm_decode.inc ;
; lpm_add_sub.inc ; yes ; Megafunction ; c:/altera/72/quartus/libraries/megafunctions/lpm_add_sub.inc ;
; cmpconst.inc ; yes ; Megafunction ; c:/altera/72/quartus/libraries/megafunctions/cmpconst.inc ;
; lpm_compare.inc ; yes ; Megafunction ; c:/altera/72/quartus/libraries/megafunctions/lpm_compare.inc ;
; lpm_counter.inc ; yes ; Megafunction ; c:/altera/72/quartus/libraries/megafunctions/lpm_counter.inc ;
; dffeea.inc ; yes ; Megafunction ; c:/altera/72/quartus/libraries/megafunctions/dffeea.inc ;
; alt_synch_counter.inc ; yes ; Megafunction ; c:/altera/72/quartus/libraries/megafunctions/alt_synch_counter.inc ;
; alt_synch_counter_f.inc ; yes ; Megafunction ; c:/altera/72/quartus/libraries/megafunctions/alt_synch_counter_f.inc ;
; alt_counter_f10ke.inc ; yes ; Megafunction ; c:/altera/72/quartus/libraries/megafunctions/alt_counter_f10ke.inc ;
; alt_counter_stratix.inc ; yes ; Megafunction ; c:/altera/72/quartus/libraries/megafunctions/alt_counter_stratix.inc ;
; aglobal72.inc ; yes ; Megafunction ; c:/altera/72/quartus/libraries/megafunctions/aglobal72.inc ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------------+
+--------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+----------------------+---------------------------+
; Resource ; Usage ;
+----------------------+---------------------------+
; Logic cells ; 251 ;
; Total registers ; 192 ;
; I/O pins ; 20 ;
; Shareable expanders ; 29 ;
; Parallel expanders ; 9 ;
; Maximum fan-out node ; gate_control:inst3|wire_1 ;
; Maximum fan-out ; 56 ;
; Total fan-out ; 3264 ;
; Average fan-out ; 10.88 ;
+----------------------+---------------------------+
+-------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity ;
+--------------------------------+------------+------+-----------------------------------------+--------------+
; Compilation Hierarchy Node ; Macrocells ; Pins ; Full Hierarchy Name ; Library Name ;
+--------------------------------+------------+------+-----------------------------------------+--------------+
; |main ; 251 ; 20 ; |main ; work ;
⌨️ 快捷键说明
复制代码Ctrl + C
搜索代码Ctrl + F
全屏模式F11
增大字号Ctrl + =
减小字号Ctrl + -
显示快捷键?